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The influence ofoxide etch backs done in LOCOS based isolation technologies on the low
level leakage and reliability of tunnel oxide capacitors has been studied. Tunnel oxide
structures are part ofnonvolatile memory devices such as Flash EEPROMs and are critical
to their overall performance. Locos isolated, area and edge intensive capacitors with 94 A
tunnel oxide have been manufactured and tested. Test results indicate that the extent of
the etch back and the use ofHF instead ofbuffered HF as chemical etchants do not
adversely affect the low level leakge of the tunnel capacitors. However, oxide endurance
analysis based on constant current charge to breakdown tests show a significant
degradaton ifan aggressive etch back is adopted.
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Memory devices are a vital part of today's computer technology. Each of these devices
stores data in the form of charges, which can be referenced, retrieved, or altered in some
way. Many types ofmemory devices exist today. The most commonly used memory
devices are, SRAM's, DRAM's, and Flash EEPROM's. With the high demands placed on
these devices, the reliability of these devices has to be extremely good. This will assure
that whatever these devices are integrated in, that unit will function as designed.
Memory devices which utilizes a thin oxide layer less than or equal to 100 A tend to have
the most reliability problems associated with it. This is due to the fact that this thin oxide
layer is such an integral part of these devices, and can be easily degraded by what is done
before, during, and after the formation of this layer. Devices which tend to use these thin
oxide layers are DRAM's and Flash EEPROM's.
To adequately report all the issues related to these devices would require more time than




Flash EEPROM's were introduced first byMasuoka in 1984'. Since then, the device has
been improved from a three polysilicon layered structure, to a two poly layered structure.
In the three layer polysilicon structure, the first layer was used as the erase gate, the
second polysilicon layer as the floating gate, and the third layer as the control gate. Fig.
1.1-1 shows a schematic of this first EEPROM.
Control Gote
(Third Poly-Si)
F looting Got Etom Got*
(Second Poly-Si) (First Poly-SI)
Fig. 1-1.1. A three polysilicon layered EEPROM
design1
In the improved EEPROM structure (two poly layers), the erase poly layer has been
removed. Fig. 1. 1-2 is a schematic of the two poly EEPROM structure.
Although only one poly layer has been removed in eleven years, the removal of this layer









Fig. 1-1.2. A double polysilicon layered EEPROM
design2
EEPROM's have been traditionally designed as a 1 transistor model cell, as is Fig. 1.1-2.
It is referred to as a 1 transistor model because schematically, oneMOS transistor can be
realized. Improvements in the design ofFlash EEPROM's have led to the design of the
W-i transistor cell model as shown in Fig. 1.1-3.
P-Tf %C
Fig. 1-1.3. 1V4 Transistor cell model Flash EEPROM
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The main advantage of the 1V4 transistor cell model over the 1 transistor cell model is that
the Vi cell is used to set the threshold voltage of the entire device. In the 1 transistor cell
model, the threshold voltage is not fixed and can vary.
It should be noted, that the term
"Flash,"
associated with this type ofEEPROM, is a term
which points to the speed at which this device can be erased. An entire row or column of
a Flash EEPROM array can be erased at once, or the entire chip in less than a second.
1.2 Cell Programming and Erase Mechanism
Fig 1.2- la depicts the conditions which must be applied to a cell to facilitate
programming. A voltage is applied to the drain of the cell and voltage, larger than the
drain voltage, is applied to the control gate. The source of this device is connected to
ground during this operation. The result is a channel being formed. At the drain end of this
channel, electrons are injected into the Floating gate through the oxide by Channel Hot
Electrons.
Erasure of the Flash EEPROM cell is performed by subjecting the cell to a different set of
voltage conditions (see Fig. 1.2- lb). The voltage on the source (VPP), is a positive
voltage whose magnitude would depend on the thickness of the tunnel oxide. This causes
the stored charges on the Floating gate to be removed by a process call Fowler-Nordheim
Tunneling.
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N.B. : A more detailed explanation ofChannel Hot Electrons, and the Fowler-Nordheim
process is given in section 2. 1 and 2.2, of thiswork.



















Fig. 1-2.1. (a) Schematic description of Flash memory
programming2
(b) Schematic description of Flash memory electrical erase
1.3 Inherent Capacitances
In order to determine the threshold shift for a programmed and an unprogrammed cell, an
understanding of the inherent capacitances within the cell, as well as their relationship to
each other, will be required. Figure 1.3-1 shows the location of the inherent capacitance's
for this device.
The capacitances Cg, Cdr, Ctun, and Csce, are the capacitances related to the control
gate, drain, bulk, and the source of the EEPROM device.
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6e
1 V Ctun ^" \
Fig. 1.3-1. A MOS device with the inherent capacitances shown
The total capacitance (CT0T) is:
*"tot CCG+CS+CB+CD (1.3-1)
where CCG is the capacitance related to the control gate, Cs , the source, CB , the bulk,
and CD the drain respectively.
The coupling ration of the device can be define as below:
ai ^Atot (1.3-2)
where represents the capacitance ofany of the regions.
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Equation 1 is transformed into:
acG + o.s + aB+aD= 1 (1.3-3)
The values for all a's are determined by, and are directly related to process design. The
voltage on the Floating gate is determined by:
Vfg = acGVcG+OLsVs + aBVB+aDVD + Q/CTOT (1.3-4)
Q/CTOT is the voltage of the floating gate during the equilibrium conditions, and it is also a
negative quantity because Q is negative. VFG is also equal to -Vt, where Vt is the threshold
voltage of the device. The charge on the Floating gate is given by:
Q = Qt+llgdt (13-5)
where Q{ is the initial charge on the floating gate, and Ig is the current in the gate when
being programmed.
AQ = \lgdt (1.3-6)
llgdt^AVfGxCTor (1-3-7)
During the programming sequence, the change in the floating gate is related to a change in
the control gate.
AVpG = AVcg X O.CG (I-3"8)
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Substituting equation 8 into equation 7, will result in:
\lgdt = AVCg(PcgICtot)Ct (1.3-9)
llgdt = AVcgCCg (1.3-10)
Substituting equation 10 into equation 6 :
AQ = -AV,Ccg (13-11)
1.4 Device Reliability
As more and more EEPROM's find their way integrated in other devices, the reliability of
these devices will become ofparamount importance. Some of the reliability issue
associated with EEPROM's are Disturb Mechanism, Overerasing, Write/Erase cycling
endurance, and Data Retention1. These issues are discussed below in some detail.
1.4-1 Disturb Mechanisms
The two main cell disturb mechanisms that can occur during the programming of a
memory array, are called Gate disturb (DC program), and Drain disturb (program
disturb).1
These disturb mechanisms occur in cells which share the same word or bit line.
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Gate disturb occurs in an unprogrammed cell or a group of cells, which have been erased.
If these cells are connected to the same word line as a cell which is being programmed, the
unprogrammed or erased cells can have an increase in their threshold voltage. In severe
cases, the unprogrammed cells can even become programmed. This is due to the fact that
a high voltage is placed on the commonword line. The resulting electric field which would
be across the thin oxide ofboth the programmed and the unprogrammed cells, may cause
electrons to be injected into the floating gate from the substrate.
Drain-disturb occurs in programmed cells, which may have a common word line as a cell
or a group of cells being programmed. The high voltage on the drain of the cell being
programmed, which is also on the programmed cells, will cause an electric field to be
established befween the floating gate and the
drain.1
This may cause the charge on the
floating gate to tunnel off, resulting in a cell with a lowered threshold voltage than what it
should have.
1.4-2 Over-Erasing
The erasing of a cell or a group ofcells is not self-limiting. This electrical erase can result
in the floating gate being positively charged. The result is that this device now operates
like a depletion-mode device. This is called
over-erase.1
The leakage current caused by




This issue has to do with the quality of the tunnel oxide in the device. Both the write and
erase cycles involves placing a high electric field across the tunnel oxide (tunox). This will
cause electrons to tunnel either from the substrate to the floating gate, or the reverse.
During these cycles, the oxide is being stressed by the applied voltage, and must withstand
this condition without breaking down. A more detailed explanation ofoxide breakdown
and endurance is given in Chapter 2 of this work.
1.4-4 Data Retention
Charges which are stored on the Floating gate, can leak away through the gate oxide or
through the interpoly
dielectric.1
The charge leakage, which may be caused by oxide
defects, mobile ions, or other mechanisms, may result in a shift in the threshold voltage of
the device. Data Retention and the Disturb mechanisms, directly dictate the purity of the
data being retrieved or stored.
1.5 Process Reliability
The fabrication process of a EEPROM device involves many steps. Within these steps,
films are deposited, etched, thermally grown, and oxidized. To discuss the many issues
associated with each step, and their direct implication on the performance of the device is
beyond the scope of this work. However, as this work focuses on the degradation of the
thin gate oxide within these devices, those processing steps which tend to directly degrade
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the quality ofthe tun^ ,will be discussed. The direction which will be followed is from the
substrate to the floating gate, with any relevant points in between discussed.
1.5-1 SurfaceMicroroughness
In manufacturing devices with ultra-thin oxides
(< 100 A), surface microstructure and
surface cleanliness have increased in importance for device performance and
reliability.3
The standard RCA cleaning method, although effective in removing particulates, organics,
and metallic materials, contains an alkaline solution ofNH4OH. Alkaline solutions tend to
cause an increase in surface roughness.
Deterioration of the continuity of the surface is directly related to the strength of the
alkaline solution. Highly roughened surfaces tend to produce oxides with lower reliability.
Constant stress tests on these oxides would produce enhanced fields at the peaks which
would cause the oxide to breakdown more quickly than anticipated.
Ohmi, et. al [3] have shown, that the surface roughness is reduced when a lower
concentrated alkaline solution is used. Fig. 1.5-1 depicts a silicon surface after being
dipped in different concentration of alkaline solutions. The procedure which was
suggested by [3], is a ratio of .05: 1 :5, for theNHpHILO^ILp, followed by aDI rinse at
room temperature.
Page 1 1
HH OHH OHO 1 : I : NH OH H OHO 0 OS 1 : S
Fig. 1-5.1. SEM photograph of a silicon surface after exposure to different ratio
alkaline solutions3.
Time in hours
Fig. 1-5.2. Silicon surface roughness variation with rinse times after
50:1 HF (curve a) or after 50:1 BOE (curve b) dip4.
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Chemicals such as BOE and HF, used in the etching of the field oxide before the growth
of the ultra-thin gate oxides, have also been linked to cause surface
roughness.4
HF has
been reported as an agent which increases the surface roughness. Fig. 1.5-2 shows the
roughness variations produced for both BOE and HF at the same concentration.
1.5-2 Thin Oxide Growth Process
The method used to grow a high quality thin oxide does affect the electrical properties of
that oxide. Thermally grown oxides contains compressive
stress.5
The magnitude of this
stress is dependent upon the oxidation temperature and the growth condition.
Stress within the oxides is relieved by performing an anneal step during the oxide growth.
This anneal step allows the oxidation to reaction to reach completion, which will results in
denser oxides with lower oxide
charges.6
At present, performing this anneal step is
thought best to be done before the final film thickness is reached, as well as after the film
thickness is reached. The times and temperature that this anneal is performed is not
standardized and does vary, depending on application.
1.5-3 LOCOS ISOLATION
The most dominant isolation technique used in today's semiconductor industry is LOCOS
based isolation. LOCOS, which is an abbreviation for LOCal Oxidation of Silicon,




the nitride prevents the growth of Si02 in the areas where it is present. In
areas in which the nitride is not present, the field oxide will grow.
Standard processes, especially in complex chips with embedded memory array, may
employ several etch backs to remove the sacrificial oxide (Kooi oxide) from the different
devices being fabricated on that one die. This etch back occurs before the thin gate oxide
is grown. In the transition from the relatively thin oxide to the thick field oxide (the bird's
beak), local compressive stress may cause the oxide to grow thinner in the concave
peripheral regions than
elsewhere.7
If an aggressive etch back is employed, the oxide
thinning problem could be enhanced and the data retention ability of the device
compromised.
At the LOCOS isolation edges, positive charges can increase. This increase in positive
charges is due to the difference in sign ofnormal stress between the bird's beak
(compressive), and the filed oxide
(tensile).8
These positive charges tend to decrease the
reliability of the thin oxide, especially when a gate bias is present. The role ofpositive
charges in thin oxide reliability is explained in detail in Chapter 2.
1.5-4 Issues relating to the Polysilicon Gate Electrode
The floating gate ofan EEPROM device is a highly doped polysilicon film. The doping of
this film can be done by many methods, all ofwhich can cause indirect damage to the
oxide. Within each method, the species used as the dopant, as well as the temperature at
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which the activation of these dopants are performed, can cause ridges to form on the
oxide itself, and bumps to be formed on the polysilicon
surface.9
This may compromise
the quality of the oxide gate in the same manner that surface roughness does.
Oxide ridges are formed when dopants, such as phosphorous, segregate at the grain
boundaries forming a phosphorous rich oxide (see Fig. 1.5-3). Lowering the dose, and the




on the polysilicon film affects the retention of the data in the floating gate.
These bumps can form areas of enhanced electric fields, in which electrons from the
floating gate can be injected into control gate through the interpoly dielectric. To prevent
this, the interpoly dielectric is a combination of oxide/nitride/oxide
(ONO).10
The nitride
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The use ofFlash EEPROMs have increased since its inception in 1984. Since then it has
become less complex in its design and fabrication. However, this device is not problem
free.
In this chapter, the problems relating to the function of a Flash EEPROMwas discussed.
Also, it was outlined that the ultra-thin oxide has been determined to be the part of the
device which would most likely fail. Processing steps which directly and indirectly affect
the quality of the thin oxide was discussed.
Chapter 2 will contain the theory associated with conduction through an oxide, as well as
oxide breakdown. Both topics will be discussed in detail, and will include any and all




The operation of an EEPROM involves the injection ofelectrons from one area to
another, and from one film to another, through the same medium, or through different
mediums. The mechanism in which charge is injected from one site to another, is primarily
performed by CHE and F-N. In this section, these mechanism will be investigated in some
detail. During charge injection through the thin gate oxides, the oxides can fail after a time
thus rendering the device useless. The failure or breakdown process, and the models
associated with it are also presented in this section.
2.2 Channel Hot Electrons (CHE)
CHE occur inMOSFETs which are strongly biased in inversion. Carriers move from the
source end ofaMOSFET to the drain end, by means of the lateral field component
produced from the drain (see Fig 2.2-1).
Fig. 2.2-1. Components of the electric field present at the drain of aMOS device
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The carriers will remain in the channel due to the large energy barrier between the oxide
and the channel. The energy barrier value for an electron is 3.2 eV, while for holes it is
4.5, as shown in Fig 2.2-2. These values are of significance in that it indicates the electron
injection is more feasible to than hole injection. This does make aNMOS device more








Fig. 2.2-2. Energy band diagram of a MOS device in the direction perpendicular
to the
surface"
With the lateral field, there is also a vertical field, designated as Ex in Fig.2.2-1, in the
channel of theMOSFET. This field however, acts only to constrain the carriers to the
channel. If these carriers acquire sufficient energy from the lateral field they can surmount
the energy barrier and enter the conduction band of the
oxide.11
When this occur, the
carriers are said to be
"hot"
carriers. Once in the conduction band of the oxide, the carriers
can move into the gate electrode, in which they represent a gate current. Fig. 2.2-3
depicts the energy band diagram of aMOS device under hot electron injection condition.
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Gale Oxide Well
Fig. 2.2-3. Energy band diagram of a MOS device under hot electron injection
condition
2.3 Fowler-Nordheim Tunneling
The injection ofcarriers into or through an oxide, is performed by tunneling. Tunneling is
defined as a
"cold"
process, in that carriers go through the energy barrier instead of over
it. F-N tunneling involves the injection ofcarriers (usually electrons), into the conduction
band ofan oxide through the triangular-like energy
barrier.11
Once in the conduction
band, these electrons are accelerated by the oxide field toward the gate, resulting in a gate
current. Equation 1 is the tunneling current expression:
J=AE20XQxp(-B/E0X) (2.3-1)
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where A and B are constants which can be calculated as below.
^siW (2-3-2)
B =Wqf^ (2.3-3)
^f = .42 and <j>6 is the Si/Si02 energy barrier.
At this point it must be noted that the field across the oxide is not simply the voltage
applied to the gate divided by the oxide thickness. If this procedure is used to calculate the
value ofEox, and this value is used in equation 1, the result would be incorrect. This is
because the procedure does not account for the voltage drops across the poly gate, the
silicon substrate, as well as the Flatband voltage. Keeping all of this in mind, the true
voltage across the oxide can be determined by equations 2.3-4a and 2.3-4b. The corrected
voltage which would be applied to the oxide is Vox2.
Voxi = Vg-RsIg (2.3-4a)
Vox2 = VoxX -Vfb- Vpoiy
- VSi (2.3-4b)
The location of these voltages on an Energy band diagram is shown in Fig. 2.3-1.
From the energy band diagram, it can be seen that the
n+
poly gate would be in strong
inversion, and the n-type substrate in strong accumulation, during a positive voltage
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applied to the gate. In the strongly inverted poly gate, V ^
would be the equivalent
surface potential, applied if the substrate was taken to be the gate of this device.
Likewise, in the strongly accumulated substrate, VSi would be the equivalent surface
potential, with normal conditions. Determination of these voltage are difficult especially








poly J ; /
Fig. 2.3-1. Energy band diagram of a MOS device under a constant voltage stress
Approximations for the different regions ofoperations, have been put forth by models
associated with their respective regions. In the strong inversion region, a common
assumption is that 4^ is pinned to a constant value9:
Vs^ (2.3-4c)
A rough estimation of the value of <|>B is that it is equal to 2f + 8<J>/, where <j)F is the Fermi
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voltage, and <J>t is the thermal voltage. This estimation is an average which takes into
account various processing
parameters.12
The value of <|>F for a substrate with a dopant gradient profile, also bring about another
estimation. Since the value of <t>F is determined by using the substrate doping, only an
average value of the doping concentration near the poly/oxide interface can be used. For
the substrate in strong accumulation, the value ofxs is approximately 8<|)t.
The value of the flatband voltage is determined by equation 2.3-4d:
Vm =ms - %- (2.3-4d)
where Q'0 is the oxide charge per unit area, and Cox is the capacitance per unit area.
Since the value ofC^ is very large in this work, Q07C0X will be very small and is negligible.
This reduces equation 2.3-4d to:
Vfb =ms (2.3-4e)




As the thickness of the gate oxide reduces further, the Tunneling phenomenon will move
from F-N, to Direct Tunneling. The energy band diagram for direct tunneling is
trapezoidal (triangular for F-N), as shown in Fig. 2.4-1. The differences between F-N and
Direct tunneling lie in the amount of applied voltage (V^, compared to the barrier height
4>
b, that would cause conduction It is shown in Fig. 2.4-2 the theoretical transition point




Fig. 2.4-1. Energy band diagram showing Direct tunneling
(trapezoidal barrier, Vox<
<}>B)13
The caurrent associate with this type of tunneling, shows a weaker dependence on the
oxide
field.14
This has been attributed to the electrons tunneling through the Forbidden gap
of the oxide, to the gate.
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Fig. 2.4-2. Theoretical and experimental I-V curves for F-N and Direct
Tunneling.14
2.5 Electric Field Enhancement in an Oxide
Charge is injected into and through an oxide after the establishment of an electric field.
The established field (E^J, across the oxide may not uniform. This may be due to oxides
grown on Si-substrates which have been roughened, or ridges formed on the oxide due to
poly dopant activation. The surface irregularities may cause, in some areas, field
enhancements which will lead to most of the gate current to flow through those areas
only.15







^mj.i ' Hi tir j
Fig. 2.5-1. Schematical representation of bumps on a silicon surface.
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Variations in the size and shape of these bumps can also contribute to a non-uniformity in
the field. Randomly sharp protrusions and large bumps can cause high field enhancements
which will result in a large conduction current at much smaller fields than for a smaller
bump.
In taking a closer look at the bumps on which the oxide is grown, it can be seen that each
bump will posses a particular field enhancement factor, u. Also, if the view is limited to
only one bump, it can been seen that the enhancement factor is a maximum at the top of
the bump and decreases as you move done the bump. These field enhancements
necessitates the modification of the F-N equation (Equations 2.3-la through 2.3-3).
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Ifone assumes a charge free oxide, the electric field lines should be continuous across the
oxide. A uniformly thick oxide grown over a hemispherical bump with a radius of
curvature R, would imply a
1/r2
decrease in the electric field strength as the coordinate r
(Spherical coordinates), changes from r=R, at the bottom of the bump, to r=R+tox, at the
top of the
bump.17
Integrating E(r) across the oxide gives:
Vox = EoxRtox/(R + tox)) (2.5-1)
In terms of the electric field across the oxide, Eox , equation 2.5-1 can be rewritten as:
EM = Ep(l+(tox/R)) (2.5-2)
The term E represents the planar field, and equates to the expression
Eox=Vox/tox (2.5-2a)
It is important to note that the expression (l+(Tox/R)), represents the field enhancement
factor p, and is dependent on the upon the curvature of the bump.
Rewriting equation 2.5-1
Eox = \iVJtax (2.5-3)
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which can be then substituted into the F-N equation. If the oxide conduction model above
were to included the presence of trapped charges then equation 2.5-1 would have to be
modified.
Let us assume that electrons are injected from one interface to another, and that some of
these electrons will be trapped in the oxide. This build up ofnegative charges will oppose
the field at the cathode end, reducing the current level of the oxide. The resulting voltage
reduction AV, is due to the trapping voltage V
16
P, = t=T (25-4)
Where QT is the integrated trapped charge which is represented below:
QT = q\txnt{x)dx (2.5-5)
and
X*
is the centroid of the trapped charge calculated below:
The effective voltage across the oxide is then
X=--Cxn'(x)dx (25-6)
V =VL(V0X-Vq) Eqn 2.5-7
which can be then factored into the F-N equation.
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2.6 Electrical Conduction and Breakdown of oxides
2.6-1 Introduction
Conceptually, an oxide represents an impenetrable barrier for any injection of charge
(electron) through it. This becomes especially true if the kinetic energy associated with
these charges is below 3.2 eV. Conduction can however take place due to the wave like
nature ofan electron. This wave like nature allows for a finite probability that an electron
can pass through, or cross the barrier even if the electron does not posses the necessary
energy to pass over the barrier. The probability that an electron can pass through the
barrier increases as the field across the barrier increases or the barrier becomes thinner.
This begins the process ofconduction through an oxide.
With the application of a gate bias, the established field across the oxide is not uniform.
This non-uniformity of the electric field is caused by irregular interfaces at the
poly-gate/Si02 and the SiOj/Si regions. Ifone adds to the non-uniform field microdefects
in the oxide caused by oxide decomposition, trapped charges at the interfaces and within
the bulk oxide, then a recipe would be defined for a catastrophic breakdown of the
oxide.1618-19
Oxide break down appears to occur in two stages. First, the oxide is weakened by gate
current passing through it. At some point in this stage a conductive path is established in
the oxide. The energy stored by this capacitor is quickly dissipated through this conductive
path. In some cases, the energy discharge is enough that the weakened areas, the gate
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material and the oxide, can be vaporized. Fig 2.6-1 illustrates the results of this energy
dissipation.
Fig. 2.6-1. SEM photograph of two breakdown spots
20
2.6-2 Oxide Breakdown
The physical origin ofoxide breakdown has yet to be completely understood. Many
models have been proposed to explain this process but none has been proven to be
dominant over another. Although no one model unanimously provides the answer for
oxide breakdown, all follow a basic format. This format is that electrons are injected
which could generate electron-hole pairs as they travel through the oxide. Charges are
trapped which result in a change in the voltage across the oxide, and also localized
changes in the electric field in the oxide. A positive feedback will be established which
causes more electrons to be injected and more of these electrons to produce electron-hole
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pairs which get trapped. Eventually a critical current will be established which will cause
the capacitor to break.
The role, if any, of these trapped charges in the process ofbreakdown has been
debated.18'
21
Some believe that it is the trapped electrons which facilitates the oxide to breakdown,
while other believe that it is the presence of trapped holes. Both types of trapping are
likely to occur at any given time.
Electron and Hole Traps
The location of the traps for holes and electrons are not in the same vicinity. Hole traps
are located near the Si-Si02 interface, while electron traps a distributed throughout the
oxide. The areas which are trap centers are either formed by the injection of electrons and
the damage that can occur, or it is the present in the oxide due to defects.
Hole Traps
Hole traps near the Si/Si02 interface have been postulated to be trivalent
silicon.22
Three
forms of this trivalent silicon are proposed: silicon surface trivalent silicon, Sis, oxide
trivalent silicon, Si0, and oxide trivalent silicon located close to the surface, Si^. The
location of these trivalent silicons are depicted in Fig 2.6-2.
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Silicon surface trivalent silicon are silicon atoms which are bonded to three other silicon






Fig 2.6-2. The Si-Si02 interface with the three forms of Si. defects
12
Sis is thought to be a surface trap, Si0 a deep hole trap, and SiOT a very deep hole trap far
deeper than Si0, because of its interaction with the silicon
surface.22
Each of these trivalent
silicon have the ability to form compounds with Hydrogen.
=Si+H * SiH (2.6-1)
Temperature and Hydrogen concentration will determine the direction which this reaction
will undergo. The result ofEquation. 2.6-1 for Sis is an electrically inactive site. SisH is
not considered to be a trap site. Si0H and Si^H, in their ionized form are unstable which
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enables these sites to be to trap holes. For the SiM sites however, once the hole is trapped,
it remains trapped, which results in these sites becoming a fixed charge sites.
Another trap site are the weak Si-0 bonds located in different areas of the oxide. When a
hole is captured at these sites, oxygen vacancies are formed. This leads to the formation
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The two known electron trap sites which are present within an oxide are, water-related
traps, and sodium related
traps.24
Water-related traps are formed when water vapor reacts
with the Si-lattice. The result of this reaction is a Si-OH structure. The oxygen within this
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compound is what traps the electron due to its strong electron affinity. If an electron is
captured, the result would be an interstitial hydrogen.
Sodium-related traps are caused because of contamination in the oxide. These traps
initially are neutral, and possesses a large capture cross-section. The capture cross-section
is thought to be a coulombic
center.24
It should be noted that sodium ions do not trap
electrons. However, the presence of sodium seems to cause these traps to be formed.
These traps are easily eliminated if the oxidation environment is contamination free.
Oxide Breakdown Mechanism
When a bias is applied to the gate of aMOS device, electrons are injected into the oxide.
These electrons can be captured by the oxygen in the silanol group (Si-OH), releasing an
interstitial Hydrogen. This Hydrogen can move through the Si02 lattice to the Si-Si02
interfacewhere it can react with a SiH compound forming H^g). A dangling bond will
also be formed from his reaction which is a hole trap site. If a hole is trapped, then this
positive charge will add to the overall charge on the oxide.
As the electrons are being injected into the oxide, some of these electrons can acquire
sufficient energy to cause impact ionization. From this impact ionization, electron-hole
pairs can be generated which can be trapped by their respective site, or aid in the creation
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ofmore trap sites, which may increase the field across the oxide, or change the field within
the oxide.
Ifmore and more positive charges are formed, more electrons will be injected into the
oxide. A positive feedback would be established which at some point would cause a
critical amount of charge to be in the oxide. This critical charge when reached would
discharge thus breakdown the oxide.
The oxide interface quality can be checked by making the interface either injecting or
collecting the electrons. The interface that is injecting the electrons would be the interface
being tested. On another device, if the reverse bias was applied, then the relative time to
breakdown would be determined. The interface with the most trap sites, or that has more
roughness would breakdown the quickest.
Fig. 2.6-4. A theoretical model showing electron trapping, positive charge




The oxide may be looked at as having two areas connected in parallel. These areas
maybe termed as the weak and the robust areas. Fig. 2.6-4 illustrates these two areas. The
weak areas are small and more prone to localized hole trapping. The robust areas on the
other hand, are larger and are not prone to hole trapping. Fig. 2.6-5 and 6-6 illustrates the













Fig. 2.6-5. Si02 energy diagram showing trapped holes Q*^ and trapped
electrons Q"^ (weak
area)18









Determining the correct electric field across the oxide will be useful as the F-N equation
cannot be used directly without the corrected field value. For the robust areas, equations
2.6-2 through 2.6-4, are the same except that Q^ is set to zero.
Fig. 2.6-6. Energy band diagram for the region without localized
cathode hole trapping (robust
area)18
2.7 Dielectric Strength ofAn Oxide
The dielectric strength of an oxide is the maximum electric field that can be applied to that
oxide before it breaks. The electric field is determined by dividing the maximum voltage
applied, by the thickness of the oxide. Voltages are applied in a linear manner, changing
in a specified time (ramp voltage), until the oxide breaks.
There are three modes, or categories in which an oxide can be placed, based on the
results of the test for dielectric strength. These modes are A-mode, B-mode, and C-mode.


















Fig. 2.7-1. Histogram plot of the different modes of dielectric
breakdown25
A-mode oxides are those which fail almost instantly or, at very low fields. These have
been related to poor conditions (low quality gases, contaminated furnace, or cleaning
solutions etc.), in which the oxide was grown.
B-mode failures have been related to defects in the oxide. Some of these defects are
sodium contamination, substrate metal contamination, surface roughness, localized regions
where the oxide is thinner and crystalline defects in the substrate. Most of these issues
have already been discussed. The ones which have not been discussed are described
briefly below
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Any oxide that falls into the category ofC-mode, contains little or no contamination in the
oxide.
SubstrateMetal Contamination
Substrate metal contamination arise prior or during the growth of the oxide. Metals such
as Al, Fe, and Ca, are some of the metals which can be present. Also, heavy precipitates
(due to contaminated cleaning solutions, or poor handling conditions), can also be present
in the substrate. All of the above metals tend to weaken the oxide lattice formation, or
cause electric field irregularities at the interface.
Crystalline Defects
Crystalline defects in the substrate such as Si02 precipitates near the surface are mainly a
problem in the CZ-grown wafers that contain oxygen which is dissolve in the lattice. If the
surface of the wafer is not completely denuded of the oxygen, the formation a poor Si02
compound will be formed. As the thin gate oxide is grown, this poor oxide would become
incorporated in the gate oxide leading to a lower dielectric strength.
Summary
This chapter outline the mechanisms involved in the conduction of charges (electrons),
through an oxide. A breakdown model and was also discussed in detail. Electric field
enhancements, when present, increases the conduction current through an oxide at the
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point where the enhancement occurs. However, the reliability of such an oxide is poor,
especially when the oxide is stressed by a constant current or voltage. In order to compare
an oxide with these field enhancements, modification to the F-N equation must be done.
The modification was also outlined. The mechanisms outline in this chapter will assist in
the understanding ofwhat is occurring, as the tests which are performed in this work are
done (see Chapter 4).
In chapter 3, the experiment performed is outlined, and details are given for the fabrication
of the test structures.
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3.0 Experiment and Simulation
3.1 Introduction
In the processing of complex dies with embedded memory arrays, several etch backs could
be incorporated in the processing steps over the memory array. This aggressive etch back
could degrade the quality of the thin oxide, and could also increase the leakage current of
the device. This experiment focused on two distinct areas of the EEPROM: the Erase
area of the IV2 transistor model (see Fig. 1.1-3), and the Program/Erase area of the 1
transistor model (see Fig. 1 .1-2).
In the Erase area of the IV2 transistor model, the thin oxide (tunnel oxide), is grown over a
heavy implanted region, while in the Program/Erase areas of the 1 transistor model , the
tunnel oxide is grown over the substrate. Both of these areas involve the transition from a
thin oxide to a thick field oxide, which, ifmultiple etch backs occur, could become sites of
enhanced leakage. These areas will thus become the point of study.
Oxide etch backs can be performed by using BOE or HF, both ofwhich are standard wet
chemical oxide etchants. As described in Chapter 1, the chemical etchants can roughen
the surface of the substrate on which the tunnel oxide would be grown. The effects of
these etchants will also be investigated.
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Varying the amount ofoxide etched away (etch back), is the final consideration for this
work. Etch backs of 1500, 2500, 3500, 4500, 5500 A were utilized, all ofwhich are
possible in complex embedded die fabrication.
All of the above consideration was incorporated into a LOCOS typeMOS-C, which
became the test vehicle for this experiment.
3.1-2 Mask Design
Fig 3-1 shows the completed chip design. The dimensions of this chip were 1.2 cm x .89
cm. Contained in this design are gate-surrounded and field surrounded capacitors, large
field surrounded array capacitors, Van der Pauws structures, as well as
Field-Active area
leakage structures.
Gate and Field Surrounded Capacitors
Gate surrounded and Field surrounded capacitors were designed. Gate surrounded
capacitors are capacitors in which the gate material is exclusively in the active area. In the
Field surrounded devices, the gate material extends over the field oxide, covering the
entire active area.
Both the Gate surrounded and the field surrounded capacitors were designed with the
same sizes. The sizes designed were 50 K, 75 K, 100 K, 125 K, 150 Kum2. These
capacitors served two purposes: 1. To determine the oxide reliability, and (2.) To
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determine the low leakage value associated with the different groups of study, by using the

















Fig. 3-1. Layout of the Test Chip design
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(a) (b)
Fig. 3-2. (a) Layout ofGate surround devices, (b) Layout of Field surround devices
One thing to note on the gate surrounded capacitors is the connection of aluminum to the
poly gate. Tbs connection was taken over the field oxide instead ofover the active areas.
This was done to prevent the diffusion of aluminum along the grain boundaries of the
poly gate and through the thin oxide, which would short out the device.
Large Field Surrounded Arrayed Capacitors
This type ofcapacitors was designed to amplify any leakage currents that may be
associated with any etch backs. The sizes that were designed were 400 K, 1 M 2 M, and 4
Mum2. Each element consisted of a 10 x 10
urn2
active area separated by 10 urn spaces.
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With the active area dimensions established, the total array could be defined which would









400 K 63x63 158:1
1M 100x100 250:1
2M 141x141 353:1
4M 200 x 200 500:1
Fig 3-3 illustrates these structures.
Van der Pauw
Van Der Pauw structures are standard test structures for the determination of the sheet
resistance of a doped layer. Structures were included in this design to achieve values for
the
N*
implant in the substrate as well as the gate electrode. These structures are shown in
Fig 3-4.
Field oxide-ActiveArea leakage Structures
These structures were taken from the RIT P-Well CMOS Test chip. Their purpose is to
test for leakage associated with the active area/Field oxide areas. This is done by
increasing the Field oxide-Active area edges, to amplify any effects that might be
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Fig. 3-4. Layout ofVan der Pauws structures
vvvw.^w'wff
Fig. 3-5. Layout ofField oxide-Active area leakage structures
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3.2 Process Description
The starting waferswere <100>, 100 mm, 10 fi-cm, n-type Si-wafers. The backs of the
wafers received a phosphorous implanted. The implant dose and energywas
lxlO'Vcm2
and 110 KeV respectively. This step provides for a good ohmic contact to the back
aluminum layer at the end of the process. After the back implant, the pad oxide was grown
on the wafers. The thermal oxidation step was performed at 1 100 C for 15 min. in a dry
oxygen ambient. Following this step, a LPCVD nitride layer was deposited on the pad
oxide. The nitride which was on the back of the wafers was dry etched in the PJE.
Patterning of the nitride followed the removal of the nitride from the back of the wafer.
Selective etching of the nitride and the pad oxide were done in the PJE and in BOE
respectively. The wet BOE also removed the pad oxide that was also on the back of the
wafers.
Standard LOCOS was carried out at 1 100 C for 210 min. in a wet oxygen ambient. After
the field oxide growth, the remaining nitride was dry etched and the pad oxide removed in
wet BOE. The next step was the growth of the Kooi oxide. This was done at 900 C in a
wet oxygen ambient for 45 min..
After, the growth of the Kooi oxide, the first lot split occurred. This split was between







with an energy of 120 KeV. Following this step, another split took
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place within the two groups. This split accounted for the different etch backs that would
be performed. The etch backs were 1500 A (group 1), 2500 A (group2), 3500 A (group
3), 4500 A ( group 4), 5500 A (group 5). In all of the listed etch backs, the Kooi oxide
was completely removed.
With each of the etch back groups, another split took place. This split accounted for the
influence of the type ofetchants used, on the device performance. Some wafers were
etched in a 3.3: 1 DI water: BOE mixture, while other were etched in a 7: 1 DI water: HF
mixture.
After the etch backs were performed, the wafers were cleaned and then taken directly to
the furnace for the Tunnel oxide growth. A two-step tunnel oxide growth was performed
on all wafers (for a detailed description of the tunnel oxide process, please see Appendix
A). In-line analysis of the tunnel oxide using a SemiTest Surface Charge Analyzer,
revealed an average interface trap density of 5.13 x
1010
/cm2, and an average oxide
charge of -4.7 x
10"
/cm2. At the completion of the tunnel oxide growth process, the
wafers were transferred to the LPCVD furnace for gate electrode deposition. A stacked
gate was deposited ofpolysilicon and amorphous silicon (a-Si). The thin film stack and
the field oxide were removed from the back of the wafers by wet poly etch and BOE
respectively.
_




implant. Definition of the gate electrode followed the implant step. This was a dry etch
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process, performed in the RIE. The dopants were activated during a 900 C, 12 min. dry
oxidation step.
From the activation of the gate implant, contact cuts were made in the thin polyoxide
layer. 8000 A of aluminum were then sputtered on the front and on the back side of the
wafers. The front metal was then patterned and the entire lot sintered in forming gas (10%
*





























A more detailed description of the processing steps are included in Appendix A.
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Amore detailed description of the processing steps are included in Appendix A.
3.2-1 Processing Considerations
Polyoxide Thickness
After the performance of the poly oxidation step, an oxide ofunknown thickness would be
formed on top of the polysilicon. Because this oxide is on the polysilicon surface, it is
extremely hard to get a direct measurement of the thickness of the oxide. It was
suggested by Dr. Turkman, to include a bare silicon wafer with the device. From this
wafer, an oxide thickness can be obtained by means of ellipsometry. The resulting
thickness would then be multiplied by 1.6 (the rate ofoxidation ofpolysilicon to a single
crystal substrate). The value would be a close estimation of the polyoxide thickness.
Polv/q-Si Stacked Gate
A stacked gate was used to take advantage of the a-Si film's irregular grain boundaries.
The grain boundaries would be regions in which the dopants would tend to segregate,
which would result in the dopant becoming trapped or diffusion of the dopant slowed.
Another advantage of the stacked film is that the poly/oc-Si interface would be an area
which would slow the diffusion ofdopants.
The a-Si filmwas deposited first at 550 C, then remove from the furnace while the
polysilicon deposition temperature is reached. When the temperature is reached and
stabilization has also been achieved, then the wafer were replace back into the furnace and
the last stage of the stacked gate was formed. Processing the stacked gate in this manner
Page 50
removing the wafers from the furnace until the polysilicon deposition temperature is
achieved, would reduce the possibility of the grain boundaries in the a-Si film realigning
themselves and transforming the film into a polysilicon film.
3-3 Supreme IV Simulations
Supreme IV simulations were performed to see what effects the etch backs would have on
the compressive stress located at the bird's beak. Fig 3-6 shows the stress localized at the
transition region between the Kooi oxide and the FOX. In Figs. 3-8, 3-10, 3-12, 3-14,
and 3-16, it can be seen that the stress gradient, at the transition region between the thin
oxide and the FOX, increases as the etch back increases.
Fig 3-7 show the pressure contours associated with Si substrate and the Field oxide before
the growth of the tunnel oxide. It can be seen that the pressures within the oxide before
the tunnel oxide growth is reduced when the tunnel oxide is grown. This would indicate
that the anneal steps, incorporated in the tunnel oxide growth procedures, did relieve the
built up pressures in the Si substrate and the oxide film.
In Fig. 3-9, 3-1 1, 3-13, 3-15 and 3-17, it is shown that as the etch backs increases, the
position of the bird's beak tip of the LOCOS structure, moves closer to a region of
maximum stress. This can result in thinner oxides grown at those points which would
result in an oxide with low reliability as discussed in Chapter 1.
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Fig. 3-9. Supreme TV output plot showing pressure contours for 1500 A etch
back after tunnel oxide growth.
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Fig. 3-10. Supreme IV output plot showing stress gradient for 2500 A etch
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Fig. 3-11. Supreme TV output plot showing pressure contours for 2500 A etch
back after tunnel oxide growth.
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Fig. 3-12. Supreme TV output plot showing stress gradient for
3500 A etch
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Fig. 3-13. Supreme IV output plot showing pressure contours for 3500 A etch
back after tunnel oxide growth.
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Fig. 3-14. Supreme TV output plot showing stress gradient for
4500 A etch
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Fig. 3-15. Supreme TV output plot showing pressure contours for 4500 A etch
back after tunnel oxide growth.
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Fig. 3-16. Supreme TV output plot showing stress gradient for 5500 A etch
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Fig. 3-17. Supreme TV output plot showing pressure contours for 5500 A etch
back after tunnel oxide growth.
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4.0 Results and Discussion
4.1 Activation of the Stacked Gate
The activation time of the stacked gate used in this work was 12 min. in a dry oxygen
ambient. The resulting sheet resistance profile of the gate is shown in Fig 4-1. From
SUPREM HI simulation however, this time may be increase by 5 mins, without the
dopant going through the oxide. However, the formation ofoxide ridges are possible for
the higher activation times, and should therefore be considered cautiously (see Appendix
C for Supreme HI results)





















































Fig. 4-1. Sheet resistance profile of the stacked gate.
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4.2 Electrical Testing of the Capacitors
4.2-1 Dielectric Strength of the Oxide
The dielectric strength of the oxide was determine using the ramp voltage test as described
in Section 2-5.3. The value of the series resistance was obtained from Fig. 4-2, and is
being reported as 7.4 Kfi for the 50
Kpm2
capacitor. The series resistance for the 100
Kpm2
devices would be approximately 3.7 Kf_. Using all the appropriate approximations
as described in Section 2-5.2, the resulting voltage on the oxide was 12.8 V for the
unimplanted samples, and 12.6 V, for the implanted samples. The resulting dielectric
strength of the was 13.6 MV/cm, and 8 MV/cm, for the unimplanted and the implanted
samples respectively (see Appendix B for calculations). It is thus assumed that the
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Using a Keithiey 595 Quasistatic CV meter, C-V measurements were taken. The
characteristic High and Low frequency plots could not be obtained due to the
overwhelming influence of stray capacitance associated with the set up. These stray
capacitance were focused in the Signatone wafer holding assembly associated with the
overall system. Many attempts were made to nullify the stray capacitances. The best
acquired plot is shown in Fig 4-3. The Keithiey system did however provide an
encouraging result. As a part of its programming, the equivalent oxide thickness is
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Fig. 4-3. Low and High frequency C-V plots
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4.2-3 Capacitor leakage test results at low level injection
In order to obtain the low level injection leakage current, a ramp voltage test was utilize.
Current-voltage (I-V) curves were obtained while limiting the oxide leakage current
density to 1 pA/cm2. For all samples tested, the conduction current was noticeable . 1 u
A/cm2. The voltage corresponding to a current density of 1
pA/cm2
was recorded. This
was the criterior which was used so that the samples could be compared.
Samples in which the conduction current density of 1 p
A/cm2
occurred at low voltages
were categorized as mode A samples. Ifdevices conducted this current density at higher
voltages, they would be classified as C mode samples. Any sample who's voltage
corresponding to this conduction current, was in between the A and the C mode samples,
would be classified as B mode samples.
Mode C samples were limited to the those that required an applied gate voltage no less
than 85% of the highest voltage obtained in that sample. It should be noted that the A and
B mode samples, reflects the defects and theweak spot distribution across the wafer
respectively. Group comparison was based on the C-mode samples. This is due to the fact
that this study focuses on the intrinsic correlation between the oxide etch back and each
sample leakage and reliability. The A, B, and C mode distinction made in this section is
not the same distinction as those for the dielectric strength distribution. These modes are
specific to the categories defined.
In Fig. 4-4a tc 4-4d, the distribution of the oxide voltage needed to cause 1 nA (1
pA/cm2
current density), ofconduction current to occur among the C-mode capacitors of 100 Kp
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m2
area. The distribution was obtained by calculating the percentage of the samples as a
function of the applied voltage resulting in a 1 nA current density. Distribution for group
1, group 3, group 4, and group 5 are presented as Fig 4-4a, Fig 4-4b, Fig 4-4c, and Fig
4.4d respectively. From these figures, it can be inferred that there is no oxide degradation
for the etch back ranging from 1 500 A to 4500 A. For the samples which received the
5500 A etch back however, significantly higher leakage was shown.
Similar tests were performed on the arrayed type capacitors. Any edge related effects
which might be present would be magnified. Only the 400 Kpm2, and the 1
Mpm2
arrayed
capacitors were tested. This was chosen in this manner so that any defect related effects
which are more probablywith the large area devices would not be included. Amplification
of any edge-related effects in the 400
Kpm2
and 1 Mpm2, were 50 and 100 times
more edge intensive compare to the 100
Kpm2
single blocked Field-surrounded devices.
Fig. 4-5a to 4.5d illustrates the distribution of the oxide voltage required for 10 nA
conduction current in the 1
Mpm2
area arrays. The current level was increased for the
different areas so that the 1
A/cm2




Fig. 4-4. Voltage distribution, at InA leakage among C mode, unimplanted,
100
Kum2
samples, (a) 1500 A etch back, (b) 3500 A etch back, (c) 4500 A
etch back.


















Fig. 4-5. Voltage distribution at lOnA leakage among C mode, unimplanted,
1
Mum2
samples, (a) 1500 A etch back, (b) 3500 A etch back, (c)
4500 A etch back.
(d) 5500 A etch back. All etch backs
performed in BOE
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Among the samples tested, there were no discernible leakage degradation with an increase
in oxide etch backs. Only in the case of the 5500A etch back (as was before), could any
degradation be observed. The same was also true for the 400 Kpm2. There was a lack of
correlation between the oxide leakage with the oxide etch back, only at 5500 A. One
point which must be made is that there was a significant decrease in the number of samples
tested that qualified as C-mode samples. In the 1
Mpm2
samples, only 24% qualified of




Fig. 4-6 Voltage distribution at InA leakage among C mode, unimplanted, 100
Kum2
samples. Etch backs performed in BOE. The extent of the etch back was















Fig. 4-7. Voltage distribution at lOnA leakage among C mode, unimplanted, 1
Mpm2
samples. Etch backs performed in BOE. The extent of the etch back was 1500
A etch back.
Investigation of the impact of the etchants used on the oxide leakage was also performed
at the same current density as above (1 pA/cm2). Fig 4-6 and 4-7 are voltage distribution




samples. These samples were processed identically
to those ofgroup 1 with the only exception being the etchant utilized was HF while in
group 1 BOE was used. In the same manner Fig. 4-8 and 4-9 shows the voltage
distribution analysis for the samples processed identically to group 4 with only the etchant
being the difference. A comparison ofFig. 4-6, Fig. 4-4a, Fig 4-7 and Fig 4-5a, reveals
that exact composition of the HF mixture had almost no effect on the sample leakage.




Fig. 4-8. Voltage distribution at InA leakage among C mode, unimplanted, 100
Kpm1
samples. Etch backs performed in HF. The extent of the etch back was
4500 A etch back.
S 10
Vg(V)
Fig. 4-9. Voltage distribution at lOnA leakage among C mode, unimplanted,
1
Mpm2
samples. Etch backs performed in HF. The extent of the etch backwas 4500
A etch back.
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4.2-4 Implantation Test results
Results from devices fabricated over the heavy
n+
implant are shown in Fig. 4-10 and
4-11. These figures are for 100
Kpm2
area, from group 1 and group 4. Comparisons were
made based on the electric field and not on the applied voltage. This is because the tunnel
oxide over the heavy implant is 67% thicker than that of the non-implanted samples.
Comparing Fig 4-10 to Fig. 4-4a, and Fig. 4-11 to Fig. 4-4d, shows that the oxide over
the implant was ofpoorer quality than that of the non-implanted samples. This may be
attributed to the incorporation ofmore dopants into the oxide, which might be modifying
the structure of the oxide.
The field requirement for a 1
pA/cm2
leakage current density was approximately 5.4
MV/cm ((8.4 V/157 x 10'8cm)= 5.4 MV/cm) for the implanted samples compared to 8.4
MV/cm ((7.9 V/94 xl0"8cm)= 8.4MV/cm) for the non-implanted samples. Although the
oxide required a smaller field for the same leakage current density, the voltage applied was
the same. This would lead to a device which would be symmetric for both the Erase and
theWrite cycles of an EEPROM.
As far as the impact of the etch backs on the leakage of the
n+
implanted samples, the
distribution shown in Fig 4-10 and Fig 4-11 again indicated almost no correlation between




Fig. 4-10. Voltage distribution at InA leakage among C mode, implanted,
100
Kpm2
imples. Etch backs performed in BOE. The extent of the etch






Fig. 4-11. Voltage distribution at InA leakage among C mode, implanted,
100 Kpm
samples. Etch backs performed in BOE. The extent of the etch
back was 4500 A etch
back.
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4.2-5 Time-Dependent Dielectric Breakdowns (TDDB> under Constant Current
Stress Test Results
The reliability of the samples was tested under constant current stress conditions.
Unimplanted, buffered HF etched, 100
Kpm2
samples were tested at a current level of1=
500pA. This corresponds to a stress current density of .5 A/cm2. A total of25 samples
were tested from each group. From the data obtained, the longest time-to-breakdown t^
values were 252 s, 78 s, 132 s, and 124 s, for samples from groups 1, 3, 4, and 5
respectively. The respective time to 50% failure values were 65s, 9s, 12 s and 1 1 s,
respectively. Please note that there were no processed samples from group 2 that met the
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Fig. 4-12 Cumulative failure plots for unimplanted, BOE etched, 100
Kpm2
samples
- from group 1 (1500 etch back), 3 (3500 etch back), 4 (4500 etch back).
The constant current stress level is 500 uA (.5 A/cm2)
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Fig 4-12 illustrates the statistical data plotted as the log(-ln(l-F)) vs. the observed charge
to breakdown per unit area (QBD (C/cm2)). The TDDB data obtained at a stress current
of
1= 500 pA clearly shows that the group 1 samples has the highest endurance to charge
flux. The group 5 samples had the lowest QBD values out of all the samples tested.
ln(-ln(l-F))
4| . , , , .
*






Fig. 4-13. Cumulative failure plots for unimplanted, BOE etched, 100
Kpm2
samples
from groups 1, and 4 . The constant current stress level is 100 pA (.1 A/cm2)
TDDB was tests were also performed at a constant current stress of 100 pA for 17
samples from group 1 and group 4. The corresponding statistical plots are shown in Fig
4-13. The maximum observed tj,D was 570 s, and 378 s from the samples from group 1
and from group 4 respectively. The respective time to 50% failure value were 490 s, and
70 s. Again, the samples from group 1 exhibited a superior endurance tathe stress test.
Pre-tunnel implant samples were also studied under TDDB. Fig. 4-14 shows the statistical




tested samples had their respective etch backs done in BOE. The constant stress current
level was 1= 500 pA. From the acquired data, the longest t^ values were 140 s, and 31s,
for sample from group 1 and group 4 respectively. Again it is shown that the oxide






Fig. 4-14. Cumulative failure plots for
P31
implanted, BOE etched, 100
Kpm2
samples from groups 1, and 4. The constant current stress level is 500 pA (.5 A/cm2)
Compared to the unimplanted samples that possessed a 67% thinner tunnel oxide, the
samples exhibited larger 50% failure time values, but smaller t^ peak values. This trend




In all the TDDB tests, positive current stress (positive voltage applied to the gate), was
applied to each sample. This would translate in to the electron injecting surface to be the
silicon substrate. In applying a stress to a sample with a negative current, the gate
electrode becomes the injecting surface. Fig 4-15a is a plot ofa TDDB sample stressed
with a positive 1=100 pA. Fig. 4-15b shows the same constant current stress test on a
different device but with a negative current,
1=
-100 pA. In comparing the two plots, the
t^ for the negative current (gate injecting) sample, was half as long as the positive current
sample (substrate injecting). The reasons applied to the reduction in the t^ is due to
more interface traps being generated at the stacked gate/oxide interface.
V2
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Fig 4-15. (a) Constant current stress plot of 100
Kpm2
device, 1= 100 uA





It can also be inferred that due to the thin films comprising the stacked gate, enhanced
field may be forming which is aiding in the breakdown of the oxide.
Cascaded Breakdown
In Fig 4-16, the TDDB test result is shown of a device in which the breakdown
characteristic was in the form of steps. This result has been termed a cascaded breakdown
plot. Each step represents the breakdown of a weak area incorporated in the device which
was tested. The reasons for this result could be attributed to the fact that the gate
electrode could not provide enough into the oxide to produce a conductive path, which
would result in the device shorting out. Thus another area within the device then
continued with the conduction of the charges.
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5.0 CONCLUSIONS
This work found that the extent of the pre-tunnel oxide etch back does not significantly
degrades the low level leakage on the tunnel oxide. However, from the constant stress
tests, these oxide etch backs have a major impact on the long range endurance of the
device. Approximately a five fold decrease in the time to 50% failure was observed when
the etch back exceeded 1500 A.
Samples etched in dilute BOE did not show any substantial difference in the tunnel oxide
quality when compare to samples etched in HF.
The pre-tunnel oxide growth
n+
implanted samples resulted in a tunnel oxide of 157 A. At
any given oxide field value, these structures showed a higher leakage than the unimplanted
samples. Their endurance under constant current stress were less than the non-implanted
samples, although the implanted samples had large median breakdown times. Similarities
between the two samples were the apparent lack of correlation to the oxide etch backs in
regards to the low level oxide leakage. However, the oxide etch backs resulted in
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APPENDIX A
Process outline and Results
Processing Description
1.0 Scribe wafer
2.0 RCA clean wafers
3 .0 Oxide growth for Back Implant
980C for 2 mins, dry 02
4 . 0 Implant back side ofwafers
P31, dose: lxl015/cm2, energy: 110 KeV
5.0 Etch wafers
6.0 Pad oxide Growth




Deposition time: 23 mins.
8 . 0 Nitride Removal from back ofwafers
8.1. Standard WaferTrac coat program
8.2 Wafers inverted and placed in the REE
SF6, pressure: 90 mtorrs, power: 200 watts
9.0 Ash wafers
10.0 Clean wafers
Piranha Clean (3:1, IL^SO^ H202) time: 10 mins.
11.0 Active area photolithography step
12.0 Patterning ofNitride
Wafers placed in the RIE









SF6, pressure: 90 mtorrs, power: 200 watts
18.0 Etch Pad oxide
BOE, 50 sec.




20.0 First lot split
Implant half the lot
P31, dose:
4xl015
/cm2, energy: 120 KeV
21 .0 Second lot split: divide lot for etch back (1500, 2500, 3500, 4500,
5500 A)
22.0 Third lot split: divide lot to do etch back in either BOE or HF
23.0 Cleanwafers
Piranha Clean: 10 mins. in solution
APM clean: 10 mins. in solution
24.0 Tunnel oxide growth
(see details in this Appendix)
25.0 Stacked gate formation












/cm2, energy: 50 KeV
27.0 Removal of gate material fro back ofwafers
26.1. Coat wafers with thick layer ofPhotoresist
bake for two mins.
26.2 Emerse wafer in wet polysilicon etchant
27.0 Ash resist
28.0 Coatwaferwith resist
29.0 Gate electrode photo step
30.0 Pattern the Gate electrode
PJE, SF6; 30 seem, 02: 3 seem
Pressure: 250 mtorr, Power: 200 watts
31.0 Etch oxide




33.0 Coat wafer with photoresist






38.0 Sputter Al on wafers
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NF 1.100 0.100 4.000
NS 4.050 0.000 0.000
CND 4.000 78.500 95.500
CND 4.000 78.500 95.500
DEL1= 98.000023 PSI1= 78.500000
DEL2= 101.000000 PSI2= 76.699997












INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE=
THICK NF REAL KAPPA ADSORPTION D DEL









THE THICKNESS AT WHICH DEL & PSI REPEATS = 2413.4
OTHER FILM THICKNESSES ARE 3560.9 5974.3 8387.7 10801.0 13214.4 15627.7 180
PAGE 0.000 0.000 0.000 . 0.000 0.000 0.000
TUNNEL OXIDE GROWTH 2/26/95; FLAT TO THE RIGHT.
CD 31.400 13.900 120.600 166.300 315.000
CD 31.400 13.900 120.600 166.300 315.000
DEL1= 152.800003 PSI1= 13.899995
DEL2= 151.199982 PSI2= 13.700007
DEL= 152.006027 PSI= 13.798751
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE=
THICK NF REAL KAPPA ADSORPTION
286.9 1.10000 0.00000 6.3816E-04
162.9 1.20000 0.00000 7.0854E-04
123.2 1.30000 0.00000 7.8322E-04
104.1 1.40000 0.00000 8.5842E-04
93.3 1.50000 0.00000 9.3346E-04
86.7 1.60000 0.00000 1.0084E-03
82.4 1.70000 0.00000 1.0834E-03
79.7 1.80000 0.00000 1.1589E-03
78.1 1.90000 0.00000 1.2354E-03
77.3 2.00000 0.00000 1.3135E-03
77.1 2.10000 0.00000 1.3939E-03
77.4 2.20000 0.00000 1.4772E-03
78.2 2.30000 0.00000 1.5642E-03
79.4 2.40000 0.00000 1.6557E-03
81.0 2.50000 0.00000 1.7528E-03
83.0 2.60000 0.00000 1.8564E-03
85.5 2.70000 0.00000 1.9676E-03
88.3 2.80000 0.00000 2.0876E-03
91.6 2.90000 0.00000 2.2176E-03
95.4 3.00000 0.00000 2.3589E-03
99.7 3.10000 0.00000 2.5127E-03
104.4 3.20000 0.00000 2.6798E-03
109.7 3.30000 0.00000 2.8607E-03
115.4 3.40000 0.00000 3.0547E-03
0.000
DE 70.000 WAVE LENGTH= 5461.0
D DEL D PSI ERROR NF-NM
-1.184 -0.544 29.43328 0.10000
-1.391 -0.778 22.94540 0.20000
-1.435 -0.874 19.23817 0.30000
-1.451 -0.938 17.32465 0.40000
-1.457 -0.991 16.32155 0.50000
-1.456 -1.042 15.85064 0.60000
-1.449 -1.092 15.73436 0.70000
-1.435 -1.144 15.88366 0.80000
-1.412 -1.200 16.25355 0.90000
-1.379 -1.261 16.82401 1.00000
-1.332 -1.326 17.59110 1.10000
-1.267 -1.399 18.56261 1.20000
-1.179 -1.478 19.75682 1.30000
-1.062 -1.567 21.20221 1.40000
-0.906 -1.664 22.93849 1.50000
-0.701 -1.772 25.01868 1.60000
-0.430 -1.893 27.51229 1.70000
-0.072 -2.025 30.51036 1.80000
0.398 -2.172 34.13163 1.90000
1.017 -2.331 38.53219 2.00000
1.831 -2.503 43.91846 2.10000
2.899 -2.684 50.56675 2.20000
4.294 -2.868 58.85250 2.30000
6.097 -3.041 69.29667 2.40000
121.4 3.50000 0.00000 3.2596E-03 8.388 -3.186 82.64845 2.50000
127.7 3.60000 0.00000 3.4699E-03 11.218 -3.275 100.04671 2.60000
133.6 3.70000 0.00000 3.6736E-03 14.576 -3.272 123.38573 2.70000
138.2 3.80000 0.00000 3.8423E-03 18.344 -3.137 156.31364 2.80000
138.4 3.90000 0.00000 3.8843E-03 22.275 -2.834 207.76567 2.90000
110.4 4.00000 0.00000 3.1288E-03 25.954 -2.346 311.34583 3.00000
CND 31.400 13.900 120.600 166.300 315.000 0.000
CND 31.400 13.900 120.600 166.300 315.000
DEL1= 152.800003 PSI1= 13.899995
DEL2= 151.199982 PSI2= 13.700007
DEL= 152.006027 PSI= 13.798751
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE= 70.000 WAVE LENGTH= 5461.0
THICK NF REAL KAPPA ADSORPTION D DEL D PSI ERROR NF-NM
PAGE 0.000 0.000 0.000 0.000 0.000 0.000
TUNNEL ABOVE WITH REF. INDEX OF 1.46
NF 1.460 0.000 0.000 0.000 0.000 0.000
CD 0.000 0.000 0.000 0.000 0.000 0.000
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE=
THICK NF REAL KAPPA ADSORPTION D DEL
70.000 WAVE LENGTH= 5461.0
D PSI ERROR NF-NM
97.0 1.46000 0.00000 9.0347E-04 -1.456 -0.971




TUNNEL OXIDE: SECOND READING, SAME WAFER, 90 DEGRESS ROTATION
CD 29.700 14.400 121.200 165.800 315.000 0.000
CD 29.700 14.400 121.200 165.800 315.000
DEL1= 149.400055 PSI1= 14.399996
DEL2= 152.399994 PSI2= 14.200005
DEL= 150.889084 PSI= 14.295346
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE= 70.000 WAVE LENGTH= 5461.0
THICK NF REAL KAPPA ADSORPTION D DEL D PSI ERROR NF-NM
103.5 1.46000 0.00000 9.6372E-04 -2.040 -1.333 22.92147 0.46000
CND 29.700 14.400 121.200 165.800 315.000 0.000
CND 29.700 14.400 121.200 165.800 315.000
DEL1= 149.400055 PSI1= 14.399996
DEL2= 152.399994 PSI2= 14.200005
DEL= 150.889084 PSI= 14.295346
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE= 70.000 WAVE LENGTH= 5461.0
THICK NF REAL KAPPA ADSORPTION D DEL D PSI ERROR NF-NM
PAGE 0.000 0.000 0.000 0.000 0.000 0.000
TUNNEL OXIDE WITH THE ABOVE READING: NF=1.46
NF 1.460 0.000 0.000 0.000
CD 0.000 0.000 0.000 0.000
INDEX OF MEDIUM=
THICK NF REAL
1.00000 ANGLE OF INCIDENCE=
KAPPA ADSORPTION D DEL
103.5 1.46000 0.00000 9.6372E-04 -2.040





70.000 WAVE LENGTH= 5461.0






TUNNEL OXIDE: 180 DEGREES ROTATION (CLOCKWISE)
CND 31.100 14.000 122.100 166.000 315.000 0.000
CND 31.100 14.000 122.100 166.000 315.000
DEL1= 152.200043 PSI1= 13.999993
DEL2= 154.199997 PSI2= 14.000002
DEL= 153.200027 PSI= 13.997950
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE= 70.000 WAVE LENGTH= 5461.0
THICK NF REAL KAPPA ADSORPTION D DEL D PSI ERROR NF-NM
PAGE 0.000 0.000 0.000 0.000 0.000 0.000
TUNNEL OXIDE WITH THE ABOVE READING: NF=1.46
NF 1.460 0.000 0.000 0.000 0.000 0.000
CD 0.000 0.000 0.000 0.000 0.000 0.000
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE= 70.000 WAVE LENGTH= 5461.0
THICK NF REAL KAPPA ADSORPTION D DEL D PSI ERROR NF-NM
93.7 1.46000 0.00000 8.7263E-04 -1.767 -1.236 21.02149 0.46000
PAGE 0.000 0.000 0.000 0.000 0.000 0.000
TUNNEL OXIDE: 270 DEGREES ROTATION (CLOCKWISE)
CND 29.600 14.200 121.400 166.100 315.000 0.000
CND 29.600 14.200 121.400 166.100 315.000
DEL1= 149.200012 PSI1= 14.199998
DEL2= 152.799988 PSI2= 13.899994
DEL= 150.979980 PSI= 14.043437
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE= 70.000 WAVE LENGTH= 5461.0
THICK NF REAL KAPPA ADSORPTION D DEL D PSI ERROR NF-NM
PAGE 0.000 0.000 0.000 0.000 0.000 0.000
TUNNEL OXIDE WITH THE ABOVE READINGS: NF=1.46
NF 1.460 0.000 0.000 0.000 0.000 0.000
CD 0.000 0.000 0.000 0.000 0.000 0.000
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE=
THICK NF REAL KAPPA ADSORPTION D DEL
70.000 WAVE LENGTH= 5461.0
D PSI ERROR NF-NM
101.9 1.46000 0.00000 9.4891E-04 -1.715 -1.115




BELOW ARE THE READING FOR THE TUNNEL OXIDE OVER DIFFUSION: FLAT RIGHT
CND 23.900 15.700 114.100 164.900 315.000 0.000
CND 23.900 15.700 114.100 164.900 315.000
DEL1= 137.799988 PSI1= 15.699994
DEL2= 138.199997 PSI2= 15.100017
DEL= 137.995895 PSI= 15.400351
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE= 70.000 WAVE LENGTH= 5461.0
THICK NF REAL KAPPA ADSORPTION D DEL D PSI ERROR NF-NM
PAGE 0.000 0.000 0.000 0.000 0.000 0.000
0.000 0.000 0.000 0.000
0.000 0.000 0.000 0.000
ABOVE READINGS WITH NF=1.46
NF 1.460 0.000
CD 0.000 0.000
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE=
THICK NF REAL KAPPA ADSORPTION D DEL
158.1 1.46000 0.00000 1.4725E-03 -2.215
PAGE 0.000 0.000 0.000 0.000
70.000 WAVE LENGTH= 5461.0






90 DEGREES CLOCKWISE ROTATION
CND 22.200 16.000 113.500 165.200 315.000 0.000
CND 22.200 16.000 113.500 165.200 315.000
DEL1= 134.400024 PSI1= 15.999996
DEL2= 137.000015 PSI2= 14.800008
DEL= 135.646851 PSI= 15.397964
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE= 70.000 WAVE LENGTH= 5461.0
THICK NF REAL KAPPA ADSORPTION D DEL D PSI ERROR NF-NM
PAGE 0.000 0.000 0.000 0.000 0.000 0.000
ABOVE READINGS WITH NF=1.46
NF 1.460 0.000 0.000 0.000 0.000
CD 0.000 0.000 0.000 0.000 0.000
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE=
THICK NF REAL KAPPA ADSORPTION D DEL
167.0 1.46000 0.00000 1.5552E-03 -1.772 -0.820
PAGE 0.000 0.000 0.000 0.000 0.000
0.000
0.000
70.000 WAVE LENGTH= 5461.0




180 DEGREES CLOCKWISE ROTATION
CND 21.800 15.500 113.100 164.700 315.000 0.000
CND 21.800 15.500 113.100 164.700 315.000
DEL1= 133.599960 PSI1= 15.499998
DEL2= 136.199982 PSI2= 15.300007
DEL= 134.891113 PSI= 15.396276
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE= 70.000 WAVE LENGTH= 5461.0
THICK NF REAL KAPPA ADSORPTION D DEL D PSI ERROR NF-NM
PAGE 0.000 0.000 0.000 0.000 0.000 0.000
ABOVE READINGS WITH NF=1.46
NF 1.460 0.000 0.000 0.000 0.000
CD 0.000 0.000 0.000 0.000 0.000
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE=
THICK NF REAL KAPPA ADSORPTION D DEL
169.9 1.46000 0.00000 1.5817E-03 -1.614 -0.735
PAGE 0.000 0.000 0.000 0.000 0.000
0.000
0.000
70.000 WAVE LENGTH= 5461.0




270 DEGREES CLOCKWISE ROTATION
CND 22.500 15.800 113.500 164.800 315.000 0.000
CND 22.500 15.800 113.500 164.800 315.000
DEL1= 134.999985 PSI1= 15.799996
DEL2= 137.000015 PSI2= 15.199997
DEL= 135.979675 PSI= 15.498186
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE= 70.000 WAVE LENGTH= 5461.0
THICK NF REAL KAPPA ADSORPTION D DEL D PSI ERROR NF-NM
PAGE 0.000 0.000 0.000 0.000 0.000 0.000
ABOVE READINGS WITH NF=1.46
NF 1.460 0.000 0.000 0.000 0.000 0.000
CD 0.000 0.000 0.000 0.000 0.000 0.000
INDEX OF MEDIUM= 1.00000 ANGLE OF INCIDENCE=
THICK NF REAL KAPPA ADSORPTION D DEL
70.000 WAVE LENGTH= 5461.0
D PSI ERROR NF-NM
166.5 1.46000 0.00000 1.5505E-03 -1.999 -0.935




Tunnel Oxide Processing Steps
for RIT.
Furnace Settings Temperature (degC) Gas flow(LPM)
Wafer Load: 650 C
Load: 527 645 N2: 8.5
Center: 229 649
Source: 509 655
Stabilization time 650 C: lOmin.
Furnace Settings Temperature (degC) Gas flow(LPM)
Ramp to 950 C
Load: 527 645 N2: 8.5
Center: 229 649 C2: 3 seem
Source: 509 655
Ramp Time: 21min.
Furnace Settings Temperature (degC) Gas flow(LPM)
First Oxidation
Load: 529 950.5 N2: 8.5
Center: 535 949.4 02: 2.0
Source: 510 950.3
First oxidation time: lOmin.
Ramp from 950 C to 1050 C in 100% Nitrogen











Ramp down to 950 C in 100% Nitrogen
Furnace Settings Temperature (degC) Gas flow(LPM)
Second Oxidation:
Load: 526 950.2 N2: 8.5
Center: 538 950.2 02: 2.0
Source: 507 949.9
Oxidation time: 14min.
Second Anneal performed at 950C for 30 mins. 100% Nitrogen.
Ramp down to 650C in 100% Nitrogen, and then pull wafers.
Wafer Clean Processing Steps
1. Piranha Clean (H2S04: DI water; 3:1) 10 mins.
2. DI rinse 5mins.
3. HPM 10 mins.
4. DI rinse 5mins.
5. 50:1 DI: HF 1 min.
6. DI rinse 5mins.
7. Rinse and Spin Dry in the SRD using Program 1.
N.B.












Assume 1018/cm3, gate doping at the tunnel oxide interface
<J)f=.179V
2<|>F+8<|)=.567 V











*** TMA SUPREM-3 (TM) ***
*** Version 6.0.0 ***
*** System C (DEC VAX: VMS) ***
*** Copyright (C) 1985-1993 ***
*** Technology Modeling Associates, Inc. ***
*** All Rights Reserved ***
********************************************************
25-MAY-95 04:33:10
Statements input from file TOX.SUP
1 . . . TITLE SIMULATION OF A TWO-STEP TUNNEL OXIDE GROWTH
2... COM ROHAN S. BRAITHWAITE
3... COM OCTOBER 19TH, 1994
4 . . . COM
5... INITIALIZE SILICON <100> PHOSPHOROUS=lE15 THICKNESS=.l DX=.001
6 . . . COM
7 - . . COM OXIDE GROWTH
8 . . . COM
9 . . . COM
10... DIFFUSION TIME=10 TEMPERATURE=650 F.N2=9.0 F.02=.l
11... DIFFUSION TIME=28.75 TEMPERATURE=650 F.N2=9.0 F.02=.l T.RATE=16
12... DIFFUSION TIME=10 TEMPERATURE=950 F.N2=7 F.02=3
13... DIFFUSION TIME=12.5 TEMPERATURE=950 INERT T.RATE=16
14... DIFFUSION TIME=30 TEMPERATURE=1050 INERT
15... DIFFUSION TIME=25 TEMPERATURE=1050 INERT T.RATE=-8
16... COM
17 . . . EXTRACT NAME=XOXl THICKNESS LAYER=2
18 . . . COM




20... LABEL LABEL="OXIDE THICKNESS FIRST STEP: "X0X1" MICRONS"
21... LABEL LABEL="10 MINS. 950 degC IN 5 SLPM AR + 2 SLPM 02"
22... LABEL LABEL="30 MIN ANNEAL: 100% AR"
23... COM
24... COM SECOND STEP OF TUNNEL OXIDE GROWTH
25... COM
26... DIFFUSION TIME=14 TEMPERATURE=950 F.N2=7 F.02=3
27... DIFFUSION TIME=30 TEMPERATURE=950 INERT
28... DIFFUSION TIME=37.5 TEMPERATURE=950 INERT T.RATE=-8
29... COM
30... EXTRACT NAME=XOX2 THICKNESS LAYER=2
31... COM




33... LABEL LABEL="FINAL THICKNESS: "XOX2" MICRONS"
34... LABEL
LABEL=" INITIAL THICKNESS: "X0X1" MICRONS"
35... LABEL LABEL="24 MINS. GROWTH 950 IN 5 SLPM AR + 2 SLPM
02"
36... LABEL LABEL="ANNEAL 950 FOR 1HR. IN 100% AR"
37... COM
38... COM PLOYSILICON DEPOSITION
39... DEPOSITION POLYSILICON TEMPERATURE=610 PRESSURE=5. 04E-04 THICKNESS=. 54
40... COM
41... COM IMPLANTATION OF THE POLYSILICON
42... IMPLANT DOSE=4E15 ENERGY=50 PHOSPHOROUS
43... COM
44... COM ACTIVATION OF IMPLANT
45... DIFFUSION TIME=10 TEMPERATURE=650 F.N2=5 F.02=3
46... DIFFUSION TIME=20 TEMPERATURE=650 F.N2=5 F.02=3 T.RATE=12
47... DIFFUSION TIME=12 TEMPERATURE=900 DRY02
48... DIFFUSION TIME=31 TEMPERATURE=900 T.RATE=-8
49... COM
50... COM PRINT OUT OF THE DIFFERENT LAYERS
51... PLOT NET ACTIVE TITLE="N+ DOPANT ACTIVATION PROFILE" B0TT0M=1E14
. . . + TOP=1E20
DEVICE="REGIS"
52 . . . PLOT ACTIVE PHOSPHOROUS LINE=2 COLOR=2 ADD
53 . . . EXTRACT NAME=POX THICKNESS LAYER=4
54 . . . EXTRACT NAME=PTHX THICKNESS LAYER=3
55... EXTRACT NAME=THXT THICKNESS LAYER=2
56... ELECTRICAL STEPS=1
57 . . . BIAS LAYER=3 V=0
58 . . . END
59... EXTRACT NAME=RS1 E.RESIST LAYER=3 MIN.REGI=1 MAX.REGI=1




62... LABEL LABEL="TUNNEL OXIDE
THICKNESS="THXT" MICRONS"
63... LABEL LABEL="POLYSILICON SHEET
RESISTANCE="RS1" OHMS/SQR" PAUSE
64... PRINT LAYERS CONCENTRATION PHOSPHOROUS ACTIVE LAYER=3 X.MAX=.54
65... PRINT LAYERS CONCENTRATION PHOSPHOROUS ACTIVE LAYER=2 X.MAX=.0108
66... STOP
Input line # 5
Coefficient data group read
File: LIB$DISK: [ACCLIB.TMA.SUPREM_6_0_0.LIBRARYjS3COF0.DAT
Date: 14-SEP-93 11:01:19
Documentation from data file:
S-3 Rev 6.0 Release Version Default Coefficients
s3init,v 1.1 93/02/25 10:57:04 lynetteq Exp $
Warning number 45 detected in line number 10
The temperature specified was less than 800 degrees Celsius.
The default diffusion and oxidation coefficients are not reliable
below this temperature.
Warning number 45 detected in line number 11
The temperature specified was less than 800 degrees Celsius.
The default diffusion and oxidation coefficients are not reliable
below this temperature.
Warning number 441 detected in line number 13
A non-negligible impurity flux was detected at the bottom of the
simulation regime. A thicker simulation regime may be advisable.
Warning number 47 detected in line number 28
The temperature will ramp to a temperature of less than 800 degrees Celsius.
The default diffusion and oxidation coefficients are not reliable
below this temperature.
Warning number 527 detected in line number 45
During the present high-temperature step the implantation-damage
(used in the POINT. DE model) is regarded as having been annealed out.
The interstitial concentration has been set to its equilibrium value.
Warning number 45 detected in line number 45
The temperature specified was less than 800 degrees Celsius.
The default diffusion and oxidation coefficients are not reliable
below this temperature.
Warning number 45 detected in line number 46
The temperature specified was less than 800 degrees Celsius.
The default diffusion and oxidation coefficients are not reliable
below this temperature.
Warning number 47 detected in line number 48
The temperature will ramp to a temperature of less than 800 degrees Celsius.
The default diffusion and oxidation coefficients are not reliable
below this temperature.
SIMULATION OF A TWO-STEP TUNNEL OXIDE GROWTH
PRINT OUT OF THE DIFFERENT LAYERS
Electrical information
Input line # 58
Bias step
layer region type













Electron Charge, Conductance, and Resistance
layer region type














































SIMULATION OF A TWO-STEP TUNNEL OXIDE GROWTH
PRINT OUT OF THE DIFFERENT LAYERS
Material layer information
Input line # 64
layer material thickness dx xdx top bottom
no. (um) (um) (um) node node
4 oxide 0.0114 0.0100 0.00 841 842
3 polysilicon 0.5350 0.0100 0.00 843 897
2 oxide 0.0087 0.0100 0.00 898 901
















4 4.3007E+12 4.3007E+12 4.3007E+12 4.3007E+12
3 3.9786E+15 3.9786E+15 3.9786E+15 3.9786E+15
2 1.4371E+09 1.4371E+09 1.4371E+09 1.4371E+09
1 9.9919E+09 9.9919E+09 9.9919E+09 9.9919E+09


























depth active Qd chemical Qd
(um) (#/cm**2) (#/cm**2)
0.0114 4.3007E+12 4.3007E+12
3 1 n 0.0000 0.5350 3. 9786E+15 3.9786E+15
2 1 n 0.0000 0.0087 1. 4371E+09 1.4371E+09
1 1 n 0.0000 0.0962 9. 9919E+09 9.9919E+09
SIMULATION OF A TWO-STEP TUNNEL OXIDE GROWTH
PRINT OUT OF THE DIFFERENT LAYERS
Concentration information
Input line # 64
layer 3 active layer 3 active
depth phosphorus depth phosphorus
(microns) (#/cm**3) (microns) (#/cm**3)
0.0000 2.24153E+20 0.2750 3.42399E+19
0.0050 2.24001E+20 0.2850 2.97201E+19
0.0150 2.22844E+20 0.2950 2.56549E+19
0.0250 2.20572E+20 0.3050 2.20232E+19
0.0350 2.17225E+20 0.3150 1.88005E+19
0.0450 2.12861E+20 0.3250 1.59598E+19
0.0550 2.07552E+20 0.3350 1.34725E+19
0.0650 2.01383E+20 0.3450 1.13092E+19
0.0750 1.94447E+20 0.3550 9.44001E+18
0.0850 1.86844E+20 0.3650 7.83563E+18
0.0950 1.78677E+20 0.3750 6.46760E+18
0.1050 1.70048E+20 0.3850 5.30876E+18
0.1150 1.61061E+20 0.3950 4.33356E+18
0.1250 1.51818E+20 0.4050 3.51829E+18
0.1350 1.42416E+20 0.4150 2.84124E+18
0.1450 1.32949E+20 0.4250 2.28276E+18
0.1550 1.23505E+20 0.4350 1.82531E+18
0.1650 1.14168E+20 0.4450 1.45336E+18
0.1750 1.05012E+20 0.4550 1.15338E+18
0.1850 9.61060E+19 0.4650 9.13731E+17
0.1950 8.75098E+19 0.4750 7.24508E+17
0.2050 7.92748E+19 0.4850 5.77461E+17
0.2150 7.14438E+19 0.4950 4.65855E+17
0.2250 6.40505E+19 0.5050 3.84353E+17
0.2350 5.71200E+19 0.5150 3.28918E+17
0.2450 5.06688E+19 0.5250 2.96728E+17
0.2550 4.47055E+19 0.5350 2.86112E+17
0.2650 3.92311E+19
SIMULATION OF A TWO-STEP TUNNEL OXIDE GROWTH
PRINT OUT OF THE DIFFERENT LAYERS
Material layer information
Input line # 65
layer material thickness dx xdx top bottom orientation
no. (um) (um) (um) node node or grain size
4 oxide 0.0114 0.0100 0.00 841 842
3 polysilicon 0.5350 0.0100 0.00 843 897 0.3251
2 oxide 0.0087 0.0100 0.00 898 901
1 silicon 0.0962 0.0010 0.00 902 1000 <100>










active chemical active chemical
4 4.3007E+12 4.3007E+12 4.3007E+12 4.3007E+12
3 3.9786E+15 3.9786E+15 3.9786E+15 3.9786E+15
2 1.4371E+09 1.4371E+09 1.4371E+09 1.4371E+09
1 9.9919E+09 9.9919E+09 9.9919E+09 9.9919E+09











Boundary Locations and Integrated Dopant
Concentrations for Each Diffused Region
layer region type top bottom net sum
no. no. depth depth active Qd chemical Qd
(um) (um) (#/cm**2) (#/cm**2)
4 1 n 0.0000 0.0114 4.3007E+12 4.3007E+12
3 1 n 0.0000 0.5350 3.9786E+15 3.9786E+15
2 1 n 0.0000 0.0087 1.4371E+09 1.4371E+09
1 1 n 0.0000 0.0962 9.9919E+09 9.9919E+09
SIMULATION OF A TWO-STEP TUNNEL OXIDE GROWTH
PRINT OUT OF THE DIFFERENT LAYERS
Concentration information















*** END SUPREM-3 ***
TOTAL CPU TIME = 0.05 minutes
IN.FILE=tma rohan.tll PRINT













$ Set Display to X-windows
OPTION DEVICE=X
$






























MESH GRID . FAC=gf
$
$ Start of Processing
$ Substrate wafer N-type,<100>, 5-15 Ohm-cm (10 Ohm-cm used)
$
INITIALIZE RATIO=1.5 <100> ROT.SUB=0.0 PHOSPHOR=lel5
$
$
SELECT TITLE="TUNNEL OXIDE CAPACITOR: INITIAL GRID FOR
DEVICE"
PLOT. 2D X.MIN=0 X.MAX=3 Y.MIN=0 Y.MAX=2.5 SCALE "CLEAR X.SIZE=0.25 +











DIFFUSION TIME=4 TEMPERAT=900 INERT
DIFFUSION TIME=9.5 TEMPERAT=900 T.FINAL=1090 INERT
DIFFUSION TIME=.5 TEMPERAT=1090 T.FINAL=1100 DRY02
DIFFUSION TIME=14.5 TEMPERAT=1100 DRY02
DIFFUSION TIME=10 TEMPERAT=1100 T.FINAL=1000 INERT
DIFFUSION TIME=4 TEMPERAT=1000 INERT
EXTRACT X=l OXIDE AREA. EXT NAME=PAD
STEP 1 GROW PAD OXIDE (DRY02)




$ STEP 2 CV02 CVD NITRIDE
$
DEPOSITION NITRIDE THICKNES=.15 SPACES=4
DIFFUSION TIME=28 TEMPERAT=800 inert
$
$ STEP 3 PH03 PHOTOLITH (NITRIDE & OXIDE ETCH)
$





















$ STEP 7 OX04 WET OXIDE (FIELD OXIDE)
$
$ (START SOAK AT 1090 C)
$
METHOD VISCOUS GRID. 0X1=4 INIT=0.2
DIFFUSION TIME=4 TEMPERAT=900 DRY02
DIFFUSION TIME=9.5 TEMPERAT=900 T.FINAL=1090 DRY02
DIFFUSION TIME=.5 TEMPERAT=1090 T.FINAL=1100 WET02
DIFFUSION TIME=209.5 TEMPERAT=1100 WET02
DIFFUSION TIME=10 TEMPERAT=1100 T.FINAL=1000 INERT
DIFFUSION TIME=4 TEMPERAT=1000 INERT
$
$
$ CALCULATE THE STRESS IN THE SILICON SUBSTRATE
$
METHOD "SKIP.SIL




TITLE=" INDUCED STRESS FROM LOCOS"
PLOT. 2D X.OFFSET=5 SCALE STRESS VLENG=0.35 X.MIN=0 +




SELECT Z=loglO(PHOS) TITLE="AFTER FIELD OXIDE
GROWTH"





OX04 WET OXIDE (KOOI OXIDE)
COLOR COLOR=5 OXIDE
LABEL LABEL=NITRIDE ACM X=0.5 Y=1.5 COLOR=3 LEFT SIZE=0.25 RECTANGL +
C.RECTAN=3 W.RECTAN=.5 H.RECTAN=.5
LABEL LABEL=OXIDE "CM X=0.5 Y=2 . 0 COLOR=5 LEFT SIZE=0.25 RECTANGL C.RECTAN=5
W.RECTAN=.5 H.RECTAN=.5
$












METHOD VISCOUS GRID. 0X1=4 INIT=0 . 2
DIFFUSION TIME=4 TEMPERAT=900 INERT
DIFFUSION TIME=45 TEMPERAT=900 WET02
DIFFUSION TIME=4 TEMPERAT=900 INERT
$
$
$ CALCULATE STRESS IN SUBSTRATE
METHOD "SKIP.SIL
DIFFUSION TIME=lE-6 TEMP=900 WET02
$
SELECT Z=loglO(PHOS) TITLE="AFTER KOOI OXIDE
GROWTH"
PLOT. 2D X.OFFSET=8.0 X.MIN=0 X.MAX=3 Y.MAX=2.5 SCALE CLEAR T.SIZE=0.4 +
L.B0UND=1 C.B0UND=1
COLOR C0L0R=5 OXIDE













$ (CHANGE TITLE FOR DIFFERENT ETCHBACKS)
$
PLOT. 2D SCALE X.MIN=0 X.MAX=6 Y.MAX=2.5 X.0FFSET=3 Y.0FFSET=4
COLOR NITRIDE COLOR=3
SELECT Z=(-0.5*(SXX+SYY))
CONTOUR VALUE=5e4 LINE=1 COLOR=10
CONTOUR VALUE=le5 LINE=2 C0L0R=11
CONTOUR VALUE=5e5 LINE=3 C0L0R=12
CONTOUR VALUE=le6 LINE=4 C0L0R=13
CONTOUR VALUE=5e6 LINE=5 C0L0R=14
CONTOUR VALUE=le7 LINE=6 C0L0R=15
CONTOUR VALUE=5e7 LINE=7 C0LOR=16
CONTOUR VALUE=le8 LINE=8 C0L0R=17
CONTOUR VALUE=5e8 LINE=9 C0L0R=18
CONTOUR VALUE=le9 LINE=10 C0L0R=19
STEP 11 ETCH KOOI OXIDE
(IN STEPS OF 0.15, 0.25, 0.35, 0.45, AND 0.55 microns)
OXIDE TRAPEZOI THICKNES=0. 15






























































$ (CHANGE TITLE FOR DIFFERENT ETCHBACKS)
$
PLOT. 2D X.OFFSET=7.0 X.MIN=0 X.MAX=3 Y.MAX=2.5 SCALE CLEAR +
T.SIZE=0.4 L.BOUND=l C.BOUND=l
COLOR COLOR=5 OXIDE
LABEL LABEL=OXIDE "CM X=0 . 5 Y=2 . 0 COLOR=5 LEFT SIZE=0.25 RECTANGL C.RECTAN=5
W.RECTAN=.5 H.RECTAN=.5
$
$ (SAVEFILE WILL BE CHANGED FOR DIFFERENT ETCHBACKS)
$















METHOD VISCOUS GRID. 0X1=4 INIT=0.2
DIFFUSION TIME=15 TEMPERAT=650 F.N2=0.99 F. 02=0. 01
DIFFUSION TIME=15 TEMPERAT=650 T.FINAL=950 F.N2=0.99 F. 02=0. 01
DIFFUSION TIME=10 TEMPERAT=950 F.N2=0.714 F. 02=0. 286
DIFFUSION TIME=5 TEMPERAT=950 T.FINAL=1050 INERT
DIFFUSION TIME=30 TEMPERAT=1050 INERT
DIFFUSION TIME=10 TEMPERAT=1050 T.FINAL=950 INERT
DIFFUSION TIME=14 TEMPERAT=950 F.N2=0.714 F. 02=0. 286
DIFFUSION TIME=30 TEMPERAT=950 INERT
DIFFUSION TIME=30 TEMPERAT=950 T.FINAL=650 INERT
EXTRACT X=0.25 OXIDE AREA. EXT NAME=TNOX
EXTRACT X=0.65 OXIDE AREA. EXT NAME=TOX
$
$
$ CALCULATE THE STRESS IN THE SILICON SUBSTRATE AFTER TUNNEL OX GROWTH
$
METHOD "SKIP.SIL
DIFFUSION TIME=lE-6 TEMP=1050 WET02
$
X.MIN=0 X.MAX=3 Y.MAX=2.5 +
TITLE="PRESSURE CONTOURS AFTER TUNNEL-OX GROWTH"
















$ (SAVEFILE WILL BE CHANGED FOR DIFFERENT ETCHBACKS)




TITLE="STRESS AFTER TUNNEL-OX GROWTH"












































DEPOSITION POLYSILI THICKNES=0.2 SPACES=4
$




DEPOSITION POLYSILI THICKNES=0.425 SPACES=8
$




















































STEP 14 CV01 CVD POLY (AMORPHOUS & POLY)
$
$ STEP 15 IM01 IMPLANT (PHOSPHOROUS DOPANT)
$
IMPLANT PHOSPHOROUS DOSE=5el5 ENERGY=50 GAUSSIAN
$
DIFFUSION TIME=14 TEMPERAT=650 INERT
DIFFUSION TIME=12.5 TEMPERAT=650 T.FINAL=900 INERT
DIFFUSION TIME=11 TEMPERAT=900 INERT
DIFFUSION TIME=25 TEMPERAT=900 T.FINAL=650 INERT
DIFFUSION TIME=4 TEMPERAT=650 INERT
$
$
SELECT Z=LoglO(PHOS) TITLE="AFTER PHOSPHOROUS
IMPLANT"




CONTOUR VALUE=15 LINE.TYP=8 COLOR=l
END
FOREACH X(16 TO 20 STEP 1)
CONTOUR VALUE=X LINE.TYP=2 COLOR=l
END
LABEL LABEL=OXIDE "CM X=4 Y=-1.0 COLOR=5 LEFT SIZE=0.25 RECTANGL +
C.RECTAN=5 W.RECTAN=0.5 H.RECTAN=0.5
LABEL LABEL=POLYSILICON "CM X=4 Y=-0.5 COLOR=2 LEFT SIZE=0.25 RECTANGL +
C.RECTAN=2 W.RECTAN=0.5 H.RECTAN=0.5
LABEL LABEL="PHOSPHOROUS CONTOURS" "CM X=4 Y=0 COLOR=l +
LEFT SIZE=0.25 LINE.TYP=5 C.LINE=1 LENGTH=1.0
LABEL LABEL=" lel5 - le20" "CM X=4 Y=0.5 COLOR=l LEFT SIZE=0.25
LABEL LABEL="TUNNEL OXIDE THICKNESS" "CM X=4 Y=l COLOR=l +
LEFT SIZE=0.25





$ STEP 16 PH03 PHOTOLITH (PATTERN POLY CAPACITOR)
$









$ STEP 18 ETCH OXIDE
$
$ ETCH OXIDE TRAPEZOI
$











CONTOUR VALUE=15 LINE.TYP=8 COLOR=l
END
FOREACH X(16 TO 20 STEP 1)
CONTOUR VALUE=X LINE.TYP=2
END
LABEL LABEL=POLYSILICON "CM X=4 Y=-1.0 COLOR=l LEFT SIZE=0.25 RECTANGL +
C.RECTAN=2 W.RECTAN=.5 H.RECTAN=.5
LABEL LABEL=OXIDE "CM X=4 Y=-0.5 COLOR=l LEFT SIZE=0.25 RECTANGL C.RECTAN=5
W.RECTAN=.5 H.RECTAN=.5
LABEL LABEL="PHOSPHOROUS CONTOURS: lel5 - le2
0" "CM X=4 Y=0 +
COLOR=l LEFT SIZE=0.25 LINE.TYP=5 C.LINE=1 LENGTH=1.0
$
$
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I(V) plots ofTest devices
1500 A Etch Back Results
-*-**-*-**- GRAPHICS PLOT
******
H09. lOOK. POLY. D/W
IF
C A)





































BOE ETCH BACK=1500 A
****** GRAPHICS PLOT ******


































V -Ch3 . OOOOV
****** GRAPHICS PLOT ******





















V -Ch3 . OOOOV
****** GRAPHICS PLOT -a--*-*-**--*


















V -Ch3 . OOOOV
*-**-*-**- GRAPHICS PLOT *-*-**-*-*-






















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******






























****** GRAPHICS PLOT ******





















VF 4000/div C V)
4. 000
****** GRAPHICS PLOT ******























****** graphics PLOT ******

















V -Ch3 . OOOOV
VF 4000/div C V)
****** GRAPHICS PLOT ******





















V -Ch3 . OOOOV
VF 4000/div C V)
****** GRAPHICS PLOT ******





















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******






















V -Ch3 . OOOOV
IF
****** GRAPHICS PLOT ******














VF 1. OOO/div C V)
10. 00







V -Ch3 . OOOOV
****** GRAPHICS PLOT ******





















V -Ch3 . OOOOV











































V -Ch3 . OOOOV
0000 5. 000
VF 6000/div C V)
****** GRAPHICS PLOT ******





















V -Ch3 . OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT ******




















V -Ch3 . OOOOV
VF 7000/div C V)
IF
****** GRAPHICS PLOT ******-



















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******



























V -Ch3 . OOOOV
VF . 6000/div C V)
****** GRAPHICS PLOT ******
004. 100K. POLY. D/W
IF
C A)






















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
004. 100K. POLY. D/W
IF
C A)







VF 1. OOO/div C V)
10. 00







V -Ch3 , OOOOV
****** GRAPHICS PLOT ******
004. 100K. POLY. D/W
IF
C A)
























V -Ch3 . OOOOV
IF
****** GRAPHICS PLOT ******
C04. 100K. POLY. D/W
C A)
1E-08

























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******




















V -Ch3 . OOOOV
****** GRAPHICS PLOT -*-**-*-**-
004. 100K. POLY. D/W
IF
< A)



















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
C04. 100K. POLY. D/W
IF
C A)





i 1 i i
!
!























V -Ch3 . OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT -*-*-*-*-*-*




























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******

























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******




















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******






















V -Ch3 , OOOOV
****** GRAPHICS PLOT -***-**-*

























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******


















V -Ch3 . OOOOV
VF 6000/div C V)
IF
****** GRAPHICS PLOT ******
















V -Ch3 , OOOOV
****** GRAPHICS PLOT *-*-*-*-**-




































































































****** GRAPHICS PLOT ******



















V -Ch3 , OOOOV
****** GRAPHICS PLOT ******





















V -Ch3 . OOOOV
VF 6000/div C V)
****** GRAPHICS PLOT -**-*--*-**























V -Ch3 , OOOOV
VF 7000/div C V?
7. 000
****** GRAPHICS PLOT ******





















V -Ch3 . OOOOV
VF . 5000/div C V)
5. 000
IF
****** GRAPHICS PLOT ******






















V -Ch3 , OOOOV
****** GRAPHICS PLOT -*-*-**--*-*
B03. 100K. POLY. WINGS
IF
C A)


















V -Ch3 . OOOOV
IF
****** GRAPHICS PLOT ******
B03. 100K. POLY. WINGS
C A)


















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******




































o a l o. a.
h COOS
L U. - -P *> *>
















































































****** GRAPHICS PLOT -*-*-*-***
H09. 100K. POLY. D/W
IF
C A)
MARKER < 7. 5000V . 1. 082nA ' )
1E-08

































V -Ch3 . OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT ******









































V -Ch3 . OOOOV
IF
~~* GRAPHICS PLOT ******
H09. 100K. POLY. D/W
< A?



















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******





















V -Ch3 . OOOOV
VF 1. OOO/div C V)
2500 A Etch Back Results
****** GRAPHICS PLOT -*-***--*-*





















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******

















! T i !














V -Ch3 . DODOV
****** GRAPHICS PLOT ******
H05. 100K. POLY. D/W
IF
C A)




















V -Ch3 . OOOOV
.***** GRAPHICS PLOT ******
HC5. 1C0K. POLY. D/W
A)
MARKER C 2. 4000V . 947. 5pA . )


















V ~Ch3 . DODCV
1. OOO/div C V)
****** GRAPHICS PLOT ******
H05. 100K. POLY. D/W
IF
C A)
















V -Ch3 . OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT
******






















V -Ch3 . 0D00V
****** GRAPHICS PLOT ******
H05. 100K. POLY. D/W
IF
C A)












V -Ch3 . OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT ******
H05. 100K. POLY. D/W
IF
C A)

















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
H04. 100K. POLY. D/W
IF
C A)

















V -Ch3 . OOOOV
****** GRAPHICS PLOT *-*-**-*-*
H04. 100K. POLY. D/W
C A)































V -Ch3 . OOOOV
****** GRAPHICS PLOT ******









VF 1. OOO/div ( V)
10. 00







V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
H04. 100K. POLY. D/W
( A)


































V -Ch3 . OOOOV
VF 1. OOO/div ( V)
****** GRAPHICS PLOT ******











VF 1. OOO/div C V)
10. 00







V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
H04. 100K. POLY. D/W
C A)
1E-08



































V -Ch3 . OOOOV
****** GRAPHICS PLOT -**-***-*
H04. 100K, POLY. D/W
C. A)
IE-08.















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
HC4. 100K. POLY. D/W
C A)
























V -Ch3 . OOOOV
****** GRAPHICS PLOT * * * * * *
H04. 100K. POLY, D/W
IF
( A)














V -Ch3 . OOOOV
****** GRAPHICS PLOT ******






























VF 1. OOO/div C V)
****** GRAPHICS PLOT ******
H04. 100K. POLY. D/W
C A)
1E-08
MARKER C 9. lOOOV . 1. 186nA ,










































V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
H04. 10DK. POLY. D/W
C A)
MARKER < 8. 7C00V . 1. oc 7nA )
1E-08
i































V -Ch3 . OOOOV
















































< 0 IS) in tn r < 0
3 rt ft rt m- T| 1
ID B 0 Q 3 M-




1 ft 1 0











o O n a
D *. n a
D D O a
D O O a
< < < <
****** GRAPHICS PLOT ******





















V -Ch3 . OOOOV
IF
****** GRAPHICS PLOT ******


















V -Ch3 . OOOOV
VF .4000/div C V)
4.000
****** GRAPHICS PLOT ******

















V -Ch3 , OOOOV
****** GRAPHICS PLOT ******

















V -Ch3 . OOOOV
.0000
VF . 4000/div C V)
4. 000
****** GRAPHICS PLOT ******
















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******

























****** GRAPHICS PLOT ******




















V -Ch3 . OOOOV
VF 5000/div C V)
5. 000
****** GRAPHICS PLOT ******




















V -Ch3 . OOOOV
"F 4000/div C V)
4. 000
****** GRAPHICS PLOT ******
























V -Ch3 , OOOOV
****** GRAPHICS PLOT ******





















Step . 050. V
Constantsi
V -Ch3 . OOOOV
VF . 5000/div C V)
5. 000
****** GRAPHICS PLOT ******
Hll. lOOK. POLY. D/W
< A)
1E-08







































V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
Hll. 100K. POLY. D/W
( A)













VF 1. OOO/div C V)
10. 00







V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
Hll. lOOK. POLY. D/W
C A)















V -Ch3 . OOOOV
VF 1. OOO/div < V)
****** GRAPHICS PLOT
******
Hll. 100K. POLY. D/W
i. r\j


























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
Hll. lOOK. POLY. D/W
IF
( A)

















V -Ch3 . OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT ******
Hll. 100K. POLY. D/W
IF
( A)













VF 1. OOO/div C V)
10. 00







V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
Hll. lOOK. POLY. D/W
IF
( A)























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
Hll. 100K. POLY. D/W
IF
< A)


































































< 0 in uj in r < 0
3 ft ft ft M- Tl T
e 0 0 0 3 .*
ft TD 1 D n
-Q ft 0 tr
3 1 M
1 ft 1 B








o D D O
o (ODD
a ODD
o O D O
< < < <
****** GRAPHICS PLOT ******

















V -Ch3 . OOOOV
VF 9000/div < V)
****** GRAPHICS PLOT ******

















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
























V -Ch3 . OOOOV
0000
VF . BOOO/div < V)
8. 000
****** GRAPHICS PLOT ******













V -Ch3 , OOOOV
0000




















D 0 L Q.O.
" c o o a
L U. 1 41 4) 4l









































































****** GRAPHICS PLOT ******
B20. 1MEG. POLY. D/ARRY
IF
C A)






















V -Ch3 . OOOOV
****** GRAPHICS PLOT
******





















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
B20. lOOK. POLY. D/W
IF
C A)




































V -Ch3 . OOOOV
****** GRAPHICS PLOT ******






















VF 1. OOO/div C V)
10. 00
****** GRAPHICS PLOT ******
B20. lOOK. POLY. D/W
C M












V -Ch3 . OOOOV
VF 1. 000/dlv C V)
****** GRAPHICS PLOT ******
B20. 100K. POLY. D/W
IF
C A)




















V -Ch3 . OOOOV
IF
****** GRAPHICS PLOT ******
























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
B20. 100K. POLY. D/W
C A)


















V -Ch3 . OOOOV
******"
GRAPHICS PLOT *-**-***
B20. lOOK. POLY. D/W
IF
C A)














V -Ch3 . OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT ******
B20. 100K. POLY. D/W
IF
( A)




























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
























V -Ch3 . OOOOV
****** GRAPHICS PLOT ** ****























Stop 1 1 . OOOV
Step . 1000V
Constants!
V -Ch3 . OOOOV
****** GRAPHICS PLOT ******


























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******























V -Ch3 . OOOOV
IF
****** GRAPHICS PLOT ******










VF 7000/div C V)
7. 000







V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
























V -Ch3 . OOOOV
4500 A Etch Back Results
****** GRAPHICS PLOT ******
H07. 100K. POLY. D/W
IF
< A)
















V -Ch3 . OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT ******























****** GRAPHICS PLOT ******
H07. 100K. POLY. D/W
C A)
















V -Ch3 . OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT ******























****** GRAPHICS PLOT ******
H07. 1DOK. POLY. D/W
C A)









VF 1. OOO/div C V)
10. 00







V -Ch3 . OOOOV
****** GRAPHICS PLOT ******







MARKER ( 2. ODODV . 1.272nA .
'"^Z
0000
VF 1. OOO/div C V)
10. 00







V -Ch3 . OOOOV
IF
****** GRAPHICS PLOT ******
H07. lOOK. POLY. D/W
C A)





























V -Ch3 . OOOOV
1. OOO/div C V)
****** GRAPHICS PLOT ******

























































































































****** GRAPHICS PLOT ******
H08. lOOK. POLY. D/W
IF
C A?


















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******





















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******




















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******





















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
H08. lOOK. POLY. D/W
IF
C A)













V -Ch3 . OOOOV
VF 1. OOO/div ( V)
****** GRAPHICS PLOT ******

























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
H08. lOOK. POLY. D/W
IF
( A)










VF 1. OOO/div C V)
10. 00







V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
H08. 100K. POLY. D/W
IF
C A)
























in to in r < o
ft ft ft v Tl t













****** GRAPHICS PLOT ******
Bll. 100K. POLY. D/W
IF
C A)




















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******

























V -Ch3 , OOOOV
****** GRAPHICS PLOT ******
Bll. lOOK. POLY. D/W
IF
C A)
















V -Ch3 . OOOOV
VF 1. OOO/div C V)
IF
****** GRAPHICS PLOT ******
Bll. 100K. POLY. D/W
C A)


















V -Ch3 . OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT ******
Bll. lOOK. POLY. D/W
IF
C A)



















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******




















****** GRAPHICS PLOT ******























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******




















V -Ch3 . OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT **-**--*-*
Bll. lOOK. POLY. D/W
IF
C A)



















****** GRAPHICS PLOT ******
Bll. 100K. POLY. D/W
IF
C A)



















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******

























BOE ETCH BACK=4500 A
****** GRAPHICS PLOT ******


















V -Ch3 . OOOOV
5500 A Etch Back Results
****** GRAPHICS PLOT ******























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
COl. 10DK. POLY. D/W
IF
C A)





















V -Ch3 , OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT ******
COl. lOOK. POLY. D/W
IF
C A)













V -Ch3 . OOOOV
****** GRAPHICS PLOT ******





























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
COl. lOOK. POLY. D/W
C A)
|















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
COl. 100K. POLY. D/W
i r
C A)
MARKER C 3. 4000V . 1. D70nA )

























V -Ch3 . OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT ******
COl. 1DDK. POLY. D/W
C A)

























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******






















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******













VF 1. OOO/div C V)
10. 00







V -Ch3 . OOOOV
****** GRAPHICS PLOT ******














































V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
COl. lOOK. POLY. D/W
IF
C A)






















VF 1. OOO/div C V5
10. 00







V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
COl. 100K. POLY. D/W
C A)
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****** GRAPHICS PLOT ******



















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******

















V -Ch3 , OOOOV
> > > >
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a a ? a
a a * a
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rt () e 0 u
0 1 4> 1
r-t L E
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****** GRAPHICS PLOT ******




















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******


















V -Ch3 . OOOOV
VF 4000/div C V)
4. 000
IF
****** GRAPHICS PLOT ******


















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******















V -Ch3 . OOOOV
VF 4000/div C V)
4. 000
IF
****** GRAPHICS PLOT ******





















V -Ch3 . OOOOV
T--Z-
****** GRAPHICS PLOT ******



















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******




















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******




















V -Ch3 . OOOOV
0000
VF 7000/div C V)
7.000
****** GRAPHICS PLOT ******


















V -Ch3 . OOOOV
VF 1. OOO/div C V5
10. 00
****** GRAPHICS PLOT ******























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
























V -Ch3 . OOOOV
VF 1. OOO/div C V)
10.00
****** GRAPHICS PLOT ******





















V -Ch3 , OOOOV
****** GRAPHICS PLOT ******









VF . 4000/div C V)
4.000







V -Ch3 . OOOOV
IF
****** GRAPHICS PLOT ******






















V -Ch3 , OOOOV
****** GRAPHICS PLOT ******






















****** GRAPHICS PLOT ******





























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******





















V -Ch3 . OOOOV




































































< 0 in in ui r < n
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e 0 0 0 3 -*




1 ft 1 B














< < < <
IF
****** GRAPHICS PLOT ******
B16. 100K. POLY. D/W
C A)

















V -Ch3 . OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT ******
B16. 100K. POLY. D/W
IF
C A)
























V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
B16. lOOK. POLY. D/W
IF
C A;



















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******

















1. OOO/div C V)
****** GRAPHICS PLOT ******
B16. lOOK. POLY. D/W
IF
C A)































V -Ch3 . OOOOV
VF 1. OOO/div C V)
****** GRAPHICS PLOT
******




































V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
B16. lOOK. POLY. D/W
IF
C A5
































































V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
B16. 100K. POLY. D/W
IF
C A)

















V -Ch3 . OOOOV
A=103Pm2 NOT2
Appendix E
Charge to Breakdown plots of test structures
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< > D B
****** GRAPHICS PLOT ******


























TIME 4. OOO/div C s)
40. 00
****** craphicS PLOT ******























IF -Chi 1. 000mA
V -Ch3 . OOOOV
0000
TIME 5. OOO/div C s5
50.00
VF
****** GRAPHICS PLOT ******
B05. 1DDK. POLY. WINGS




















V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
B05. 100K. POLY. WINGS
VF
C V) CURSOR C
MARKER C
20. OD

















IF -Chi 1. 000mA
V -Ch3 . OOOOV
VF
****** GRAPHICS PLOT ******

























****** GRAPHICS PLOT ******























IF -Chi 1 . 000mA
V -Ch3 . OOOOV
.0000
TIME 3. OOO/div C s)
30. DO
****** GRAPHICS PLOT ******
B05. 100K. POLY. WINGS
VF
C V5 CURSOR C
20. 00




MARKERC i\7 . 256. 17.2 99V ?
---*/->
. 0000







IF -Chi 1. 000mA
V -Ch3 . OOOOV
****** GRAPHICS PLOT ******

































V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
H09. 50K. POLY. WING
VF
C V) CURSOR C . OOs. -13. 788V .










IF -Chi -100. OuA
V -Ch3 . OOOOV
0000
TIME 40. DO/div C s?
400. 0
****** qraPHICS PLOT ******




























IF -Chi -100. OuA
V -Ch3 . OOOOV
VF
****** GRAPHICS PLOT ******
B05. 50K. POLY. WING
C V) CURSOR C . OOs. -13. 663V ,















IF -Chi -100. OuA
V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
B05. 50K. POLY. WING
VF







OOs. -14. 994V .










IF -Chi -100. OuA
V -Ch3 . OOOOV
VF
****** GRAPHICS PLOT ******
B03. 100K. POLY. WING
C V) CURSOR C .OOs. 14.991V .











IF -Chi 500. OuA
V -Ch3 . OOOOV
TIME 50. OO/div C s)
500.0
****** GRAPHICS PLOT ******





























IF -Chi 500. OuA
V -Ch3 . OOOOV
VF
****** GRAPHICS PLOT ******
H09. 1DOK. POLY. WINGS















IF -Chi 500. OuA
V -Ch3 . OOOOV
0000
TIME 40. DO/div C s)
400. 0
****** GRAPHICS PLOT ******














IF -Chi 500. OuA
V -Ch3 . OOOOV
.0000
TIME 40. OO/div C s)
400.0
****** GRAPHICS PLOT ******
H09. lOOK. POLY. WINGS
VF














IF -Chi 500. OuA
V -Ch3 . OOOOV
0000
TIME . 1500/div C s)
1. 500
E+03
****** GRAPHICS PLOT ******























IF -Chi 500. OuA
V -Ch3 .OOOOV
. 0000
TIME 60. OO/div C s)
600. 0
****** GRAPHICS PLOT ******
H09. 50K. POLY. WING
VF













IF -Chi -100. OuA
V -Ch3 .OOOOV
. 0000






C V) CURSOR C 2s' ~H" Hiv '























****** GRAPHICS PLOT ******
H09. 50K. POLY. WING
C V) CURSOR C
.OOs. -13. 382V .














IF -Chi -lOO. OuA
V -Ch3 .OOOOV
xx**xx GRAPHICS PLOT ******
H09. 100K. POLY. WING
0000
d






























































TIME 60.00/div ( s)
600.0
V2
****** GRAPHICS PLOT ******
H09, 100K. POLY. WING
( V) CURSOR ( .OOs. 13.800V .
MARKER ( 432.00s. 14.143V.


















12 -Ch2 100. OuA
V2
****** GRAPHICS PLOT ******
H09. 100K. POLY. WING



















12 -Ch2 100. OUA
****** GRAPHICS PLOT ******



















IF -Chi 500. OuA
V -Ch3 . OOOOV
0000
TIME 30. OO/div C s)
300. 0
****** GRAPHICS PLOT ******























IF -Chi 500. OuA
V -Ch3 . OOOOV
. 0000
TIME 20. OO/div < s">
200.0
****** GRAPHICS PLOT ******
H09. 10DK. POLY. WINGS
VF


















IF -Chi 500. OuA
V -Ch3 . OOOOV
****** GRAPHICS PLOT ******





























IF -Chi 500. OuA
V -Ch3 . OOOOV
VF
****** GRAPHICS PLOT ******

















V -Ch3 . OOOOV




; - o - &;)
****** GRAPHICS PLOT ******
H09. 100K. POLY. WING
V2






















12 -Ch2 100. OuA
60.00/div ( s)
600.0
****** GRAPHICS PLOT ******
H09. 100K. POLY. WINGS
VF
C V) CURSOR C .OOs. 13.653V .














IF -Chi 500. OuA
V -Ch3 . OOOOV
****** GRAPHICS PLOT ******

























IF -Chi 500. OuA
V -Ch3 . OOOOV
TIME . 1500/div C s) E+03
V2
****** GRAPHICS PLOT ******
H09. 100K. POLY. WING
C V) CURSOR ( .OOs. 13.700V .





















****** GRAPHICS PLOT ******
H09. 100K. POLY. WING
V2
( V) CURSOR ( .OOs. 14.272V .



















12 -Ch2 100. OuA
3500 A Etch Back Results
V2
****** GRAPHICS PLOT ******
B20. 100K. POLY. WING

























12 -Ch2 BOO. OuA
****** GRAPHICS PLOT ******
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4500 A Etch Back Results
****** GRAPHICS PLOT ******
H08. 100K. POLY. WING
VF


















IF -Chi 500. OuA
V -Ch3 . OOOOV
. 0000
150. D
TIME 15. OO/div C s)
****** GRAPHICS PLOT ****-*-*
H08. 100K. POLY. WING
VF
C V) CURSOR C .DOs. 16.516V .











IF -Chi 500. OuA
V -Ch3 . OOOOV
TIME 15. OO/div C s)
150.0
****** GRAPHICS PLOT ******
HOB. lOOK. POLY. WING
VF
C V) CURSOR C .OOs. 15.947V .













IF -Chi 500. OuA
V -Ch3 . OOOOV
****** GRAPHICS PLOT ******
Bll. 100K, POLY. WING
V2


















































****** GRAPHICS PLOT ******





































****** GRAPHICS PLOT ******




































12 -Ch2 100. OuA
V2
****** GRAPHICS PLOT ******
Bll. 100K. POLY. WING
( V) CURSOR ( .OOs, 13.311V .
















12 -Ch2 100. OuA
V2
****** GRAPHICS PLOT ******


























12 -Ch2 100. OUA
V2
****** GRAPHICS PLOT ******
Bll. 100K. POLY. WING
( V) CURSOR ( OOs. 13.401V . )

















12 -Ch2 100. OuA
****** GRAPHICS PLOT ******
Bll. 100K. POLY. WING
V2
( V) CURSOR ( .OOs. 13.409V .















12 -Ch2 100. OuA
V2
****** GRAPHICS PLOT ******




























****** GRAPHICS PLOT ******
Bll. 100K. POLY. WING
( V) CURSOR ( OOS. 13.128V .
.0000
)
























12 -Ch2 100. OuA
****** GRAPHICS PLOT ******




















TIME 60. OO/div ( s)
****** GRAPHICS PLOT
******











































****** GRAPHICS PLOT ******












































****** GRAPHICS PLOT ******
C03. 100K. POLY. WING
V2
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12 -Ch2 100. OuA
300.0
V2
****** GRAPHICS PLOT ******









































































****** GRAPHICS PLOT ******
C03. 100K. POLY. WING
V2d
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t:[ME 30.00/di V [ s)
3C
****** GRAPHICS PLOT ******
C03. lOOK. POLY. WING
V2




















****** GRAPHICS PLOT ******
C03. 100K. POLY. WING
V2
( V) CURSOR ( -OOs. 13.522V .
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